Ultra low-power low-voltage FGMOS based-configurable analog block for current-mode fractional-power functions

In this paper, a novel ultra low-power low-voltage configurable analog block (CAB) for current-mode fractional-power functions is proposed. The proposed CAB architecture consists of capacitance matrixes and four FGMOS transistors that operate in weak inversion region. Since this CAB is both programmable and reconfigurable, thus is capable to implement the positive/negative and integer/fractional powers. As the unique property, it does not use approximation technique thus benefits from greatly reduced error advantage. To increase the power resolution of the proposed design, enough capacitors are used in capacitance matrixes. The proposed circuit has been simulated using HSPICE simulator in 0.18-m (level-49) TSMC CMOS technology. Simulation results with 0.5-V supply voltage show the maximum power consumption and linearity error as 355480 nW and 1.8%, respectively, while the RMS Error (RMSE) is 0.85%. Also post-layout simulation results are extracted that favorably show maximum linearity error and RMSE as 2.3% and 1.05%, respectively.

[1]  Montree Kumngern,et al.  0.75-V four-quadrant current multiplier using floating gate-MOS transistors , 2014, 2014 International Electrical Engineering Congress (iEECON).

[2]  Pourya Hoseini,et al.  A Fully Programmable Analog CMOS Rational-Powered Membership Function Generator with Continuously Adjustable High Precision Parameters , 2014, Circuits Syst. Signal Process..

[3]  Paul Hasler,et al.  The multiple-input translinear element: a versatile circuit element , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[4]  Paul E. Hasler,et al.  A floating-gate technology for digital CMOS processes , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[5]  Esther Rodriguez-Villegas,et al.  Solution to trapped charge in FGMOS transistors , 2003 .

[6]  Maneesha Gupta,et al.  Low-voltage FGMOS squarer/divider-based analog building blocks , 2015 .

[7]  Esther Rodriguez-Villegas.  Low Power and Low Voltage Circuit Design with the FGMOS Transistor (Iee Circuits, Devices & Systems) , 2006 .

[8]  Bradley A. Minch,et al.  Synthesis of static and dynamic multiple-input translinear element networks , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Muhammad Taher Abuelma'atti,et al.  Translinear circuit for generating arbitrary power-law functions , 1998 .

[10]  Abdollah Khoei,et al.  Circuit implementation of high-resolution rational-powered membership functions in standard CMOS technology , 2010 .

[11]  Alfonso Carlosena,et al.  A 1 V Micropower FGMOS Class AB Log-Domain Filter , 2004 .

[12]  Jaime Ramirez-Angulo,et al.  MITE circuits: the continuous-time counterpart to switched-capacitor circuits , 2001 .

[13]  Paul Hasler,et al.  Multiple-input translinear element networks , 2001 .

[14]  Paul E. Hasler,et al.  A MITE-Based Translinear FPAA , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Jaroslav Koton,et al.  Novel low-voltage ultra-low-power DVCC based on floating-gate folded cascode OTA , 2011, Microelectron. J..

[16]  Maneesha Gupta,et al.  FGMOS based voltage-controlled resistor and its applications , 2010, Microelectron. J..

[17]  Esther. Rodriguez-Villegas,et al.  Low power and low voltage circuit design with the FGMOS transistor , 2006 .

[18]  Maneesha Gupta,et al.  Low-voltage FGMOS based analog building blocks , 2011, Microelectron. J..

[19]  E. Sanchez-Sinencio,et al.  A floating-gate MOSFET D/A converter , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[20]  Ebrahim Farshidi,et al.  A 1.2 V current-mode true RMS-DC converter based on the floating gate MOS translinear principle , 2008, Microelectron. J..

[21]  Bradley A. Minch,et al.  Construction and transformation of multiple-input translinear element networks , 2003 .

[22]  Seyed Javad Azhari,et al.  Low-voltage low-power rail-to-rail low-Rx wideband second generation current conveyor and a single resistance-controlled oscillator based on it , 2011, IET Circuits Devices Syst..

[23]  Hsin-Cheng Su,et al.  CMOS Current-Mode Implementation of Fractional-Power Functions , 2012, Circuits Syst. Signal Process..

[24]  Ramón González Carvajal,et al.  Techniques for very low-voltage operation of continuous-time analog CMOS circuits , 2004, 17th International Conference on VLSI Design. Proceedings..

[25]  Ebrahim Farshidi.  Synthesis of class-AB log-domain filters based on nonlinear transconductance , 2010, Microelectron. J..

[26]  J. Ramirez-Angulo,et al.  Modeling multiple-input floating-gate transistors for analog signal processing , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[27]  Leila Safari,et al.  High CMRR low-voltage low power current output stage with a novel CMFB , 2011, 2011 3rd International Conference on Computer Research and Development.

[28]  Andreas G. Andreou,et al.  Current-mode subthreshold MOS circuits for analog VLSI neural systems , 1991, IEEE Trans. Neural Networks.