Modeling of direct tunneling current through gate dielectric stacks
暂无分享,去创建一个
S. Mudanai | S. Banerjee | F. Register | Q. Ouyang | A. Tasch | S. Mudanai | Q. Ouyang | A.F. Tasch | Yang-yu Fan | F. Register | D. Kwong | S. Banerjee | Y.-Y. Fan | D.L. Kwong | Y.-Y. Fan
[1] Bin Yu,et al. High-k scaling for gate insulators: an insightful study , 1998, Advanced Lithography.
[2] Craig S. Lent,et al. The quantum transmitting boundary method , 1990 .
[3] M. Lenzlinger,et al. Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .
[4] Y. Taur,et al. Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's , 1997, IEEE Electron Device Letters.
[5] S. Tiwari,et al. Self‐consistent modeling of accumulation layers and tunneling currents through very thin oxides , 1996 .
[6] John D. Bruno,et al. Resonant level lifetime in GaAs/AlGaAs double‐barrier structures , 1987 .
[7] A. Tasch,et al. Modeling gate leakage current in nMOS structures due to tunneling through an ultra-thin oxide , 1998 .
[8] Eric M. Vogel,et al. Modeled tunnel currents for high dielectric constant dielectrics , 1998 .
[9] P. K. Roy,et al. MOS Transistors with Stacked SiO -Ta O -SiO Gate Dielectrics for Giga-Scale Integration of CMOS Technologies , 1998 .
[10] Z. Weinberg,et al. Tunneling of electrons from Si into thermally grown SiO2 , 1977 .
[12] I. Kizilyalli,et al. MOS transistors with stacked SiO/sub 2/-Ta/sub 2/O/sub 5/-SiO/sub 2/ gate dielectrics for giga-scale integration of CMOS technologies , 1998, IEEE Electron Device Letters.