A cost-efficient high-speed 12-bit pipeline ADC in 0.18-/spl mu/m digital CMOS
暂无分享,去创建一个
[1] J. Jacob Wikner,et al. CMOS Data Converters for Communications , 2000 .
[2] Robert H. Walden,et al. Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..
[3] O. Moldsvor,et al. A 1.2V 220MS/s 10b pipeline ADC implemented in 0.13/spl mu/m digital CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[4] A. Zjajo,et al. A 1.8V 100mW 12-bits 80Msample/s two-step ADC in 0.18-/spl mu/m CMOS , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).
[5] Paul R. Gray,et al. A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.
[6] L. Singer,et al. A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[7] S. Kulhalli,et al. A 30mW 12b 21MSample/s pipelined CMOS ADC , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[8] Kenneth R. Laker,et al. Design of analog integrated circuits and systems , 1994 .
[9] Bang-Sup Song,et al. A 10-b 20-Msample/s low-power CMOS ADC , 1995, IEEE J. Solid State Circuits.
[10] G. Hoogzaad,et al. A 2.5 V 12 b 54 MSample/s 0.25 /spl mu/m CMOS ADC in 1 mm/sup 2/ , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).