Impact of statistical variability and charge trapping on 14 nm SOI FinFET SRAM cell stability

Variability is a critical concern for the stability and yield of SRAM with minimized size. We present a study of a 14 nm node SOI FinFET SRAM cell under the influence of statistical variability and random charge trapping due to positive/negative bias temperature instability (P/NBTI). Low channel doping is believed to be one of the main advantages of FinFETs in reducing statistical variability, but fin and gate edge roughness and metal gate granularity can cause significant variability and affect SRAM stability. The noise margins are largely skewed, and read and write noise margins are decorrelated due to statistical variability. Under heavy stress conditions cell read noise margin can be degraded by 30mV on average due to charge trapping, and its 6σ-yield becomes even worse due to the enhanced variability in N/PBTI.

[1]  G. Groeseneken,et al.  From mean values to distributions of BTI lifetime of deeply scaled FETs through atomistic understanding of the degradation , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[2]  Sorin Cotofana,et al.  Statistical reliability analysis of NBTI impact on FinFET SRAMs and mitigation technique using independent-gate devices , 2012, 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[3]  Asen Asenov,et al.  RTS amplitude distribution in 20nm SOI finFETs subject to statistical variability , 2012 .

[4]  T. Grasser,et al.  Statistics of Multiple Trapped Charges in the Gate Oxide of Deeply Scaled MOSFET Devices—Application to NBTI , 2010, IEEE Electron Device Letters.

[5]  Andrew R. Brown,et al.  Statistical variability and reliability in nanoscale FinFETs , 2011, 2011 International Electron Devices Meeting.

[6]  Ying Zhang,et al.  A 4.0 GHz 291Mb voltage-scalable SRAM design in 32nm high-κ metal-gate CMOS with integrated power management , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  C. Chuang,et al.  FinFET SRAM Cell Optimization Considering Temporal Variability Due to NBTI/PBTI, Surface Orientation and Various Gate Dielectrics , 2011, IEEE Transactions on Electron Devices.

[8]  Andrew R. Brown,et al.  Statistical variability in 14-nm node SOI FinFETs and its impact on corresponding 6T-SRAM cell design , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[9]  Kevin Zhang,et al.  A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry , 2012, 2012 IEEE International Solid-State Circuits Conference.

[10]  A. Asenov,et al.  Statistical-Variability Compact-Modeling Strategies for BSIM4 and PSP , 2010, IEEE Design & Test of Computers.