A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO

Nowadays, many applications require simultaneous computation of multiple independent fast Fourier transform (FFT) operations with their outputs in natural order. Therefore, this brief presents a novel pipelined FFT processor for the FFT computation of two independent data streams. The proposed architecture is based on the multipath delay commutator FFT architecture. It has an N/2-point decimation in time FFT and an N/2-point decimation in frequency FFT to process the odd and even samples of two data streams separately. The main feature of the architecture is that the bit reversal operation is performed by the architecture itself, so the outputs are generated in normal order without any dedicated bit reversal circuit. The bit reversal operation is performed by the shift registers in the FFT architecture by interleaving the data. Therefore, the proposed architecture requires a lower number of registers and has high throughput.

[1]  Gopalakrishnan Lakshminarayanan,et al.  Pipelined FFT architectures for real-time signal processing and wireless communication applications , 2014, 18th International Symposium on VLSI Design and Test.

[2]  Shang-Ho Tsai,et al.  MDC FFT/IFFT Processor With Variable Length for MIMO-OFDM Systems , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Song-Nien Tang,et al.  An Area- and Energy-Efficient Multimode FFT Processor for WPAN/WLAN/WMAN Systems , 2012, IEEE J. Solid State Circuits.

[4]  Mats Torkelson,et al.  A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.

[5]  Oscar Gustafsson,et al.  A reconfigurable FFT architecture for variable-length and multi-streaming OFDM standards , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[6]  Bingsheng He,et al.  A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Keshab K. Parhi,et al.  Pipelined Parallel FFT Architectures via Folding Transformation , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Yun-Nan Chang,et al.  An Efficient VLSI Architecture for Normal I/O Order Pipeline FFT Design , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Jesús Grajal,et al.  Pipelined Radix-$2^{k}$ Feedforward FFT Architectures , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Chen-Yi Lee,et al.  A 2.4-Gsample/s DVFS FFT Processor for MIMO OFDM Communication Systems , 2008, IEEE Journal of Solid-State Circuits.

[11]  Jesús Grajal,et al.  Optimum Circuits for Bit Reversal , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Shyh-Jye Jou,et al.  Continuous-flow Parallel Bit-Reversal Circuit for MDF and MDC FFT Architectures , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.