Self-adaptation techniques for mixed-signal SiGe BiCMOS ICs

Self-adaptation and user-controlled adaptation are powerful techniques that can be used for stabilization and performance improvement of analog and mixed-signal ICs. Those techniques are particularly useful for silicon-germanium BiCMOS circuits that offer advanced operational characteristics desirable for ground-based and space-oriented electronics. This paper presents a set of self-adaptation techniques based on generating and combining currents that represent temperature-related and process-related parameter deviations of bipolar transistors and resistors in BiCMOS ICs. In combination with several well-known compensation methods, such as Beta compensation and duty-cycle stabilization, the proposed techniques lead to more stable characteristics of high-performance ICs with higher tolerance to variable external conditions. This is specifically important for space-related products that operate within harsh environments. The efficiency of the proposed self-adaptation design approach has been demonstrated through the development and successful testing of a high-speed delay line IC for clock and binary data signals. Application of the proposed approach is not limited to the presented example. It will be efficient for stabilization of any characteristic in silicon-germanium BiCMOS circuits that can be electrically manipulated.

[1]  F. M. Gardner.  Phaselock Techniques, 2nd edition , 1979 .

[2]  D.L. Harame,et al.  Manufacturability demonstration of an integrated SiGe HBT technology for the analog and wireless marketplace , 1996, International Electron Devices Meeting. Technical Digest.

[3]  R. J. Widlar,et al.  New developments in IC voltage regulators , 1970 .

[4]  B. Razavi.  Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .

[5]  Floyd M. Gardner,et al.  Phaselock techniques , 1984, IEEE Transactions on Systems, Man, and Cybernetics.

[6]  Fan Chen,et al.  Silicon-Germanium Heterojunction Bipolar Transistors , 2002 .

[7]  Gabriel A. Rincon-Mora,et al.  A 1.1-V current-mode and piecewise-linear curvature-corrected bandgap reference , 1998, IEEE J. Solid State Circuits.

[8]  이종수.  Duty cycle correcting circuit and method , 2003 .

[9]  D. Harame,et al.  SILICON:GERMANIUM HETEROJUNCTION BIPOLAR TRANSISTORS: FROM EXPERIMENT TO TECHNOLOGY , 1994 .

[10]  J. H. Huijsing,et al.  A curvature-corrected low-voltage bandgap reference , 1993 .

[11]  Kenji Taniguchi,et al.  A 50% duty-cycle correction circuit for PLL output , 2003 .

[12]  최정환.  Duty cycle correction circuit and method to correct data duty cycle , 1998 .

[13]  Sang-Hoon Jung,et al.  A new poly-Si TFT structure with air cavities at the gate-oxide edges , 2001 .

[14]  D. Hilbiber.  A new semiconductor voltage standard , 1964 .

[15]  J. Babcock,et al.  Ionizing radiation tolerance of high-performance SiGe HBT's grown by UHV/CVD , 1995 .

[16]  H. Chen,et al.  A 210-GHz f/sub T/ SiGe HBT with a non-self-aligned structure , 2001, IEEE Electron Device Letters.

[17]  John D. Cressler,et al.  On the Potential of SiGe HBTs for Extreme Environment Electronics , 2005, Proceedings of the IEEE.