Investigation of interconnect capacitance characterization using charge-based capacitance measurement (CBCM) technique and three-dimensional simulation

This paper examines the recently introduced charge-based capacitance measurement (CBCM) technique through use of a three-dimensional (3-D) interconnect simulator. This method can be used in conjunction with simulation at early process development stages to provide designers with accurate parasitic interconnect capacitances. Metal to substrate, interwire, and interlayer capacitances are each discussed and overall close agreement is found between CBCM and 3-D simulation. Full process interconnect characterization is one possible application of this new compact, high-resolution test structure.

[1]  Ken Lee,et al.  HIVE: an efficient interconnect capacitance extractor to support submicron multilevel interconnect designs , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[2]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[3]  G. J. Gaston,et al.  Efficient extraction of metal parasitic capacitances , 1995, Proceedings International Conference on Microelectronic Test Structures.

[4]  J.C. Chen,et al.  An on-chip, attofarad interconnect charge-based capacitance measurement (CBCM) technique , 1996, International Electron Devices Meeting. Technical Digest.

[5]  Jason Cong,et al.  Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology , 1997, DAC.