论文信息 - AN IMPLICIT ENUMERATION ALGORITHM TO GENERATE TESTS FOR COMBINATIONAL LOGIC CIRCUITS - 字舞流文

AN IMPLICIT ENUMERATION ALGORITHM TO GENERATE TESTS FOR COMBINATIONAL LOGIC CIRCUITS

[1] E. Balas. An Additive Algorithm for Solving Linear Programs with Zero-One Variables , 1965 .

[2] E. L. Lawler,et al. Branch-and-Bound Methods: A Survey , 1966, Oper. Res..

[3] J. Paul Roth,et al. Diagnosis of automata failures: a calculus and a method , 1966 .

[4] F. F. Sellers,et al. Analyzing Errors with the Boolean Difference , 1968, IEEE Transactions on Computers.

[5] Nils J. Nilsson,et al. Problem-solving methods in artificial intelligence , 1971, McGraw-Hill computer science series.

[6] G. Nemhauser,et al. Integer Programming , 2020 .

[7] S. G. Chappell. Lamp: Automatic test generation for asynchronous digital circuits , 1974 .

[8] Thomas W. Williams,et al. A logic design structure for LSI testability , 1977, DAC '77.

[9] T. Fukui,et al. Automatic System Level Test a Fault Location for Large Digital Systems , 1978, 15th Design Automation Conference.

[10] Akihiko Yamada,et al. AUTOMATIC SYSTEM LEVEL TEST GENERATION AND FAULT LOCATION FOR LARGE DIGITAL SYSTEMS , 1978, DAC '78.

[11] P. Goel. Test Generation and Dynamic Compaction of Tests , 1979 .

[12] Thomas J. Snethen. Simulator-oriented fault test generator , 1988, 25 years of DAC.