SiGe BiCMOS 3.3 V clock and data recovery circuits for 10 Gb/s serial transmission systems

A 9.95 Gb/s and a 12.5 Gb/s fully-monolithic 3.3 V clock and data recovery (CDR) circuit, are targeted at SONET OC-192 and 10GBE applications, respectively. The ICs are implemented in a production level SiGe BiCMOS with 45 GHz cut-off frequency. Compared to other technologies for high-speed ICs, such as GaAs HBT technology, SiGe BiCMOS technology has advantages. It provides a much higher integration density and enables the combination of very complex digital functions with multi-gigabit digital/analog functions on the same chip, providing cost-effective and smart solutions for complex communication systems. Several CDR circuits at 10 Gb/s using SiGe and Si technology are recently reported.

[1]  J. Hauenschild,et al.  A plastic packaged 10 Gb/s BiCMOS clock and data recovering 1:4-demultiplexer with external VCO , 1996 .

[2]  Herschel A. Ainspan,et al.  CMOS circuits for Gb/s serial data communication , 1995, IBM J. Res. Dev..

[3]  P. Schvan,et al.  SiGe clock and data recovery IC with linear type PLL for 10 Gb/s SONET application , 1999, Proceedings of the 1999 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.99CH37024).

[4]  Tae-Ju Lee,et al.  A 155-MHz clock recovery delay- and phase-locked loop , 1992 .

[5]  Kuo-Chiang Hsieh,et al.  A 10 Gb/s Si-bipolar TX/RX chipset for computer data transmission , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[6]  T. Hashimoto,et al.  A SiGe single-chip 3.3 V receiver IC for 10 Gb/s optical communication systems , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).