Memory persistency
暂无分享,去创建一个
[1] J. Goodman. Using cache memory to reduce processor-memory traffic , 1983, ISCA '83.
[2] Michael L. Scott,et al. Algorithms for scalable synchronization on shared-memory multiprocessors , 1991, TOCS.
[3] Philip M Evans. The sparc architecture manual , 1991 .
[4] Anoop Gupta,et al. Two Techniques to Enhance the Performance of Memory Consistency Models , 1991, ICPP.
[5] Hamid Pirahesh,et al. ARIES: a transaction recovery method supporting fine-granularity locking and partial rollbacks using write-ahead logging , 1998 .
[6] Sarita V. Adve,et al. Shared Memory Consistency Models: A Tutorial , 1996, Computer.
[7] Sarita V. Adve,et al. Using speculative retirement and larger instruction windows to narrow the performance gap between memory consistency models , 1997, SPAA '97.
[8] Peter M. Chen,et al. Free transactions with Rio Vista , 1997, SOSP.
[9] T. N. Vijaykumar,et al. Is SC + ILP = RC? , 1999, ISCA.
[10] Yale N. Patt,et al. Soft updates: a solution to the metadata update problem in file systems , 2000 .
[11] Harish Patil,et al. Pin: building customized program analysis tools with dynamic instrumentation , 2005, PLDI '05.
[12] Josep Torrellas,et al. BulkSC: bulk enforcement of sequential consistency , 2007, ISCA '07.
[13] Thomas F. Wenisch,et al. Mechanisms for store-wait-free multiprocessors , 2007, ISCA '07.
[14] Vijayalakshmi Srinivasan,et al. Enhancing lifetime and security of PCM-based Main Memory with Start-Gap Wear Leveling , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[15] Thomas F. Wenisch,et al. InvisiFence: performance-transparent memory ordering in conventional multiprocessors , 2009, ISCA '09.
[16] Christopher Frost,et al. Better I/O through byte-addressable, persistent memory , 2009, SOSP '09.
[17] Onur Mutlu,et al. Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.
[18] Rajesh K. Gupta,et al. Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.
[19] Michael M. Swift,et al. Mnemosyne: lightweight persistent memory , 2011, ASPLOS XVI.
[20] Rajesh K. Gupta,et al. NV-Heaps: making persistent objects fast and safe with next-generation, non-volatile memories , 2011, ASPLOS XVI.
[21] C. Mohan,et al. High performance database logging using storage class memory , 2011, 2011 IEEE 27th International Conference on Data Engineering.
[22] Satish Narayanasamy,et al. End-to-end sequential consistency , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).
[23] Rajiv Gupta,et al. Efficient sequential consistency via conflict ordering , 2012, ASPLOS XVII.
[24] Luis A. Lastras,et al. PreSET: Improving performance of phase change memories by exploiting asymmetry in write times , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).
[25] Andrea C. Arpaci-Dusseau,et al. Optimistic crash consistency , 2013, SOSP.
[26] Hans-Juergen Boehm,et al. Durability Semantics for Lock-based Multithreaded Programs , 2013, HotPar.
[27] Rajesh Gupta,et al. From ARIES to MARS: transaction support for next-generation, solid-state drives , 2013, SOSP.
[28] Yuan Xie,et al. Kiln: Closing the performance gap between systems with and without persistence support , 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).