Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM

Resistive random access memories (RRAMs) feature high-speed operations, low-power consumption, and nonvolatile retention, thus serving as a promising candidate for future memory applications. To explore the applications of the RRAM, switching variability and cycling endurance need to be addressed. This paper presents extensive characterizations of multi-kb RRAM arrays during forming, set, reset, and cycling operations. The relationships among programming conditions, memory window, and endurance features are presented. The experimental results are then used to perform variability-aware simulations of a 128-bit RRAM-based ternary content-addressable-memory (TCAM) macro. The tradeoff among endurance, search latency, and reliability in terms of match/mismatch detection is explored, identifying the programming conditions that allow to obtain a searching speed comparable to static random access memory-based TCAMs (2 ns on average and 3 ns at <inline-formula> <tex-math notation="LaTeX">$3\sigma $ </tex-math></inline-formula>) while guaranteeing good reliability metrics (with a time ratio of 3000 on average and 150 at <inline-formula> <tex-math notation="LaTeX">$3\sigma $ </tex-math></inline-formula>).

[1]  G. Cibrario,et al.  Fundamental variability limits of filament-based RRAM , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[2]  Piero Olivo,et al.  RRAM Reliability/Performance Characterization through Array Architectures Investigations , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.

[3]  Piero Olivo,et al.  Implications of the Incremental Pulse and Verify Algorithm on the Forming and Switching Distributions in RERAM Arrays , 2016, IEEE Transactions on Device and Materials Reliability.

[4]  Piero Olivo,et al.  Performance and reliability comparison of 1T-1R RRAM arrays with amorphous and polycrystalline HfO2 , 2016, 2016 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS).

[5]  Heng-Yuan Lee,et al.  A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability , 2011, 2011 IEEE International Solid-State Circuits Conference.

[6]  P. Olivo,et al.  Impact of Intercell and Intracell Variability on Forming and Switching Parameters in RRAM Arrays , 2015, IEEE Transactions on Electron Devices.

[7]  Swarup Bhunia,et al.  Reconfigurable computing using content addressable memory for improved performance and resource usage , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[8]  B. DeSalvo,et al.  Experimental demonstration of short and long term synaptic plasticity using OxRAM multi k-bit arrays for reliable detection in highly noisy input data , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[9]  Mary Jane Irwin,et al.  Designs of emerging memory based non-volatile TCAM for Internet-of-Things (IoT) and big-data processing: A 5T2R universal cell , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[10]  Swaroop Ghosh,et al.  Emerging Trends in Design and Applications of Memory-Based Computing and Content-Addressable Memories , 2015, Proceedings of the IEEE.

[11]  Manan Suri,et al.  Programming scheme based optimization of hybrid 4T-2R OxRAM NVSRAM , 2017 .

[12]  Piero Olivo,et al.  Electrical characterization and modeling of pulse-based forming techniques in RRAM arrays , 2016 .

[13]  Piero Olivo,et al.  Memory System Architecture Optimization for Enterprise All-RRAM Solid State Drives , 2016, 2016 IEEE 8th International Memory Workshop (IMW).

[14]  Jing Li,et al.  CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection , 2018, IEEE Computer Architecture Letters.

[15]  Olivier Thomas,et al.  Interface Engineering of Ag-${\rm GeS}_{2}$ -Based Conductive Bridge RAM for Reconfigurable Logic Applications , 2014, IEEE Transactions on Electron Devices.

[16]  E. Vianello,et al.  Universal Signatures from Non-Universal Memories: Clues for the Future... , 2016, 2016 IEEE 8th International Memory Workshop (IMW).

[17]  C. Zambelli,et al.  Reduction of the Cell-to-Cell Variability in Hf1-xAlxOy Based RRAM Arrays by Using Program Algorithms , 2017, IEEE Electron Device Letters.

[18]  Igor Arsovski,et al.  A 32 nm 0.58-fJ/Bit/Search 1-GHz Ternary Content Addressable Memory Compiler Using Silicon-Aware Early-Predict Late-Correct Sensing With Embedded Deep-Trench Capacitor Noise Mitigation , 2013, IEEE Journal of Solid-State Circuits.

[19]  Sung-Mo Kang,et al.  RRAM-based TCAMs for pattern search , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[20]  Meng-Fan Chang,et al.  A 3T1R Nonvolatile TCAM Using MLC ReRAM for Frequent-Off Instant-On Filters in IoT and Big-Data Processing , 2017, IEEE Journal of Solid-State Circuits.

[21]  D. Ielmini,et al.  Modeling the Universal Set/Reset Characteristics of Bipolar RRAM by Field- and Temperature-Driven Filament Growth , 2011, IEEE Transactions on Electron Devices.

[22]  Runze Han,et al.  A Novel Ternary Content Addressable Memory Design Based on RRAM with High Intensity and Low Search Energy , 2017 .

[23]  Shimeng Yu,et al.  A Compact Model for Metal–Oxide Resistive Random Access Memory With Experiment Verification , 2016, IEEE Transactions on Electron Devices.

[24]  Gurmohan Singh,et al.  Memristor based ternary content addressable memory (MTCAM) Cell , 2015, 2015 2nd International Conference on Recent Advances in Engineering & Computational Sciences (RAECS).

[25]  K. Pagiamtzis,et al.  Content-addressable memory (CAM) circuits and architectures: a tutorial and survey , 2006, IEEE Journal of Solid-State Circuits.

[26]  Xingguo Xiong,et al.  A Low-Power Content-Addressable Memory (CAM) using Pipelined Search Scheme , 2010 .

[27]  G. Reimbold,et al.  About the intrinsic resistance variability in HfO2-based RRAM devices , 2017, 2017 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS).

[28]  B. Giraud,et al.  Resistive Memories for Ultra-Low-Power embedded computing design , 2014, 2014 IEEE International Electron Devices Meeting.

[29]  Alexandre Valentian,et al.  Resistive Memories for Spike-Based Neuromorphic Circuits , 2017, 2017 IEEE International Memory Workshop (IMW).

[30]  Meng-Fan Chang,et al.  A ReRAM-Based 4T2R Nonvolatile TCAM Using RC-Filtered Stress-Decoupled Scheme for Frequent-OFF Instant-ON Search Engines Used in IoT and Big-Data Processing , 2016, IEEE Journal of Solid-State Circuits.

[31]  Hiroyuki Kawai,et al.  A 250-MHz 18-Mb Full Ternary CAM With Low-Voltage Matchline Sensing Scheme in 65-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[32]  Alessandro Calderoni,et al.  Statistical Fluctuations in HfOx Resistive-Switching Memory: Part I - Set/Reset Variability , 2014, IEEE Transactions on Electron Devices.

[33]  Meng-Fan Chang,et al.  7.4 A 256b-wordlength ReRAM-based TCAM with 1ns search-time and 14× improvement in wordlength-energyefficiency-density product using 2.5T1R cell , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).