Activation Energies $(E_{a})$ of Failure Mechanisms in Advanced NAND Flash Cells for Different Generations and Cycling

The conventional temperature-accelerated lifetime test method of NAND Flash memory does not follow the Arrhenius model, as various failure mechanisms occur concurrently. We completely separated three main failure mechanisms and extracted each activation energy (Ea) value in three generations (A, B, C) of advanced NAND Flash memory. We compared and analyzed each value of Ea of the three main mechanisms with different device generations and cycling times. The results confirmed that each failure mechanism follows the Arrhenius law. The extracted Ea values of the detrapping mechanism were almost the same (Ea ~ 1.0 eV) regardless of the generation or the cycling times because they are determined by the rate of change of the detrapping probability of each trapped electron according to the baking temperature, not the surface area or trap density. However, the Ea value of the trap-assisted tunneling (TAT) mechanism is dependent on the generation and cycling times. Both the dominant trap energy levels and the average distance between the traps in the oxide layer have a strong impact on the Eavalue of the TAT mechanism. The interface trap recovery mechanism has very small time-constant (τ), and its activation energy is very small (Ea ~ 0.2 eV).

[1]  Myounggon Kang,et al.  Analysis of Failure Mechanisms and Extraction of Activation Energies $(E_{a})$ in 21-nm nand Flash Cells , 2013, IEEE Electron Device Letters.

[2]  Chilhee Chung,et al.  Comprehensive modeling of NAND flash memory reliability: Endurance and data retention , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[3]  Byung-Gook Park,et al.  The Compact Modeling of Channel Potential in Sub-30-nm NAND Flash Cell String , 2012, IEEE Electron Device Letters.

[4]  Myounggon Kang,et al.  DIBL-Induced Program Disturb Characteristics in 32-nm NAND Flash Memory Array , 2011, IEEE Transactions on Electron Devices.

[5]  Min-su Kim,et al.  A High Performance Co-design of 26 nm 64 Gb MLC NAND Flash Memory using the Dedicated NAND Flash Controller , 2011 .

[6]  A. Visconti,et al.  Threshold-Voltage Instability Due to Damage Recovery in Nanoscale NAND Flash Memories , 2011, IEEE Transactions on Electron Devices.

[7]  L. Larcher,et al.  Mechanism of high-k dielectric-induced breakdown of the interfacial SiO2 layer , 2010, 2010 IEEE International Reliability Physics Symposium.

[8]  B. Govoreanu,et al.  On the Roll-Off of the Activation Energy Plot in High-Temperature Flash Memory Retention Tests and its Impact on the Reliability Assessment , 2008, IEEE Electron Device Letters.

[9]  T. Grasser,et al.  The Universality of NBTI Relaxation and its Implications for Modeling and Characterization , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[10]  J. De Vos,et al.  Investigation of the low-field leakage through high-k interpoly dielectric stacks and its impact on nonvolatile memory data retention , 2006, 2006 International Electron Devices Meeting.

[11]  P. Kalavade,et al.  Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling , 2004, IEEE Transactions on Device and Materials Reliability.

[12]  M.A. Alam,et al.  Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-MOSFETs , 2004, IEEE Transactions on Electron Devices.

[13]  N. Mielke,et al.  Universal recovery behavior of negative bias temperature instability [PMOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[14]  Chang-gyu Hwang,et al.  Nanotechnology enables a new memory growth model , 2003 .

[15]  Kinam Kim,et al.  Degradation of tunnel oxide by FN current stress and its effects on data retention characteristics of 90 nm NAND flash memory cells , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[16]  Karl Hess,et al.  On the mechanism of interface trap generation under nonuniform channel-hot-electron stress and uniform carrier-injection stress in metal–oxide–semiconductor field-effect transistors , 2001 .

[17]  T. Kubota,et al.  Bias-temperature degradation of pMOSFETs: mechanism and suppression , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[18]  B. De Salvo,et al.  A new extrapolation law for data-retention time-to-failure of nonvolatile memories , 1999, IEEE Electron Device Letters.

[19]  Gerard Ghibaudo,et al.  Electric field and temperature dependence of the stress induced leakage current: Fowler–Nordheim or Schottky emission? , 1999 .

[20]  E. Cartier,et al.  MECHANISM FOR STRESS-INDUCED LEAKAGE CURRENTS IN THIN SILICON DIOXIDE FILMS , 1995 .

[21]  Tetsuo Endoh,et al.  Reliability issues of flash memory cells , 1993, Proc. IEEE.

[22]  G. Sery,et al.  A model for EPROM intrinsic charge loss through oxide-nitride-oxide (ONO) interpoly dielectric , 1990, 28th Annual Proceedings on Reliability Physics Symposium.

[23]  David A. Baglee.  Characteristics & Reliability of 100Å Oxides , 1984, 22nd International Reliability Physics Symposium.

[24]  H. Higuchi,et al.  Temperature Accelerated Estimation of MNOS Memory Reliability , 1981, 19th International Reliability Physics Symposium.

[25]  R. E. Shiner,et al.  Data Retention in EPROMS , 1980, 18th International Reliability Physics Symposium.