DFT for delay fault testing of high-performance digital circuits

Timing-only parametric defects are a major source of failures and test escapes in modern ICs. A DFT technique using compound domino logic gates with footer transistors uncovers these hard-to-detect defects with minimal performance and power overheads.

[1]  Ali Keshavarzi,et al.  A DFT technique for low frequency delay fault testing in high performance digital circuits , 2002, Proceedings. International Test Conference.

[2]  Vishwani D. Agrawal,et al.  High-performance circuit testing with slow-speed testers , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[3]  Young,et al.  Dual Threshold Voltages And Substrate Bias: Keys To High Performance, Low Power, 0.1 /spl mu/m Logic Designs , 1997, 1997 Symposium on VLSI Technology.

[4]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  Edward J. McCluskey,et al.  Very-low-voltage testing for weak CMOS logic ICs , 1993, Proceedings of IEEE International Test Conference - (ITC).

[6]  K. Soumyanath,et al.  Sub-500 ps 64 b ALUs in 0.18 /spl mu/m SOI/bulk CMOS: Design & scaling trends , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  M. Sachdev.  Current-Based Testing for Deep-Submicron VLSIs , 2001, IEEE Des. Test Comput..

[8]  K. Soumyanath,et al.  Sub-500-ps 64-b ALUs in 0 . 18-m SOI / Bulk CMOS : Design and Scaling Trends , 2001 .

[9]  Kaushik Roy,et al.  On effective IDDQ testing of low-voltage CMOS circuits using leakage control techniques , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Kaushik Roy,et al.  Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.

[11]  Christopher M. Durham,et al.  High Speed CMOS Design Styles , 1998 .

[12]  Kaushik Roy,et al.  On effective I/sub DDQ/ testing of low voltage CMOS circuits using leakage control techniques , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).