Match and replace — A functional ECO engine for multi-error circuit rectification

Functional ECO has been an indispensible technique in modern VLSI design flow. This paper proposes an ECO engine in a two-phase approach: a matching phase for rectification pair identification and a replacement phase for pair selection and patch minimization. The rectification pair identification algorithm explores rectification pairs between the original circuit and the golden circuit. The rectification pair selector determines final patches through a linear-time heuristic. A gate-recycle process performs patch minimization for final refinement. The experiments show that this ECO engine outperforms a state-of-the-art interpolation-based engine in both patch quality and runtime.

[1]  Po-Kai Huang,et al.  Interpolation-based incremental ECO synthesis for multi-error logic rectification , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[2]  A. Kuehlmann,et al.  Equivalence Checking Using Cuts And Heaps , 1997, Proceedings of the 34th Design Automation Conference.

[3]  Malgorzata Marek-Sadowska,et al.  Engineering change using spare cells with constant insertion , 2007, ICCAD.

[4]  Robert K. Brayton,et al.  Automating Logic Rectification by Approximate SPFDs , 2007, 2007 Asia and South Pacific Design Automation Conference.

[5]  Jie-Hong Roland Jiang,et al.  A robust functional ECO engine by SAT proof minimization and interpolation techniques , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[6]  Shih-Chieh Chang,et al.  Spare Cells With Constant Insertion for Engineering Change , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Thomas Kropf,et al.  Efficient design error correction of digital circuits , 2000, Proceedings 2000 International Conference on Computer Design.

[8]  M. Marek-Sadowska,et al.  Logic synthesis for engineering change , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Ruchir Puri,et al.  DeltaSyn: An efficient logic difference optimizer for ECO synthesis , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[11]  Jie-Hong Roland Jiang,et al.  BooM: A decision procedure for boolean matching with abstraction and dynamic learning , 2010, Design Automation Conference.

[12]  Ibrahim N. Hajj,et al.  ACCORD : Automatic Catching and Correction of Logic Design Errors in Combinational Circuits , 1992, Proceedings International Test Conference 1992.

[13]  Shao-Lun Huang,et al.  Match and replace - A functional ECO engine for multi-error circuit rectification , 2011, ICCAD.

[14]  Jianwen Zhu,et al.  Toward Automated ECOs in FPGAs , 2011, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Qi Zhu,et al.  SAT sweeping with local observability don't-cares , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[16]  Daniel Brand,et al.  Incremental synthesis , 1994, ICCAD '94.

[17]  Iris Hui-Ru Jiang,et al.  Matching-based minimum-cost spare cell selection for design changes , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[18]  R. Brayton,et al.  FRAIGs: A Unifying Representation for Logic Synthesis and Verification , 2005 .

[19]  Jason Cong,et al.  Boolean matching for LUT-based logic blocks with applications toarchitecture evaluation and technology mapping , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Jie-Hong Roland Jiang,et al.  TRECO: Dynamic technology remapping for timing Engineering Change Orders , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[21]  Malgorzata Marek-Sadowska,et al.  ECO-Map: Technology remapping for post-mask ECO using simulated annealing , 2008, 2008 IEEE International Conference on Computer Design.

[22]  Shao-Lun Huang,et al.  A robust ECO engine by resource-constraint-aware technology mapping and incremental routing optimization , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[23]  Shi-Yu Huang,et al.  AutoFix: a hybrid tool for automatic logic rectification , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Magdy S. Abadir,et al.  Logic design verification via test generation , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Igor L. Markov,et al.  Large-scale Boolean matching , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[26]  Niklas Een,et al.  MiniSat v1.13 - A SAT Solver with Conflict-Clause Minimization , 2005 .

[27]  Jie-Hong Roland Jiang,et al.  Boolean matching of function vectors with strengthened learning , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[28]  D. Brand.  Verification of large synthesized designs , 1993, ICCAD 1993.

[29]  Ibrahim N. Hajj,et al.  Design error diagnosis and correction via test vector simulation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[30]  Kuo-Hua Wang,et al.  Simulation and SAT-based Boolean matching for large Boolean networks , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[31]  Igor L. Markov,et al.  Fixing Design Errors with Counterexamples and Resynthesis , 2007, 2007 Asia and South Pacific Design Automation Conference.