Reducing switching activity by test slice difference technique for test volume compression

This paper presents a test slice difference (TSD) technique to improve test data compression. It is an efficient method and only needs one scan cell. Consequently, hardware overhead is much lower than cyclical scan chains (CSR). As the complexity of VLSI continues to grow, excessive power supply noise has become seriously. We propose a new compression scheme which smooth down the switching activity and reduce the test data volume simultaneously.

[1]  Aiman H. El-Maleh,et al.  Efficient test compression technique based on block merging , 2008, IET Comput. Digit. Tech..

[2]  A.H. El-Maleh,et al.  Extended frequency-directed run-length code with improved application to system-on-a-chip test data compression , 2002, 9th International Conference on Electronics, Circuits and Systems.

[3]  Mehrdad Nourani,et al.  RL-huffman encoding for test compression and power reduction in scan applications , 2005, TODE.

[4]  Emmanouil Kalligeros,et al.  Multilevel Huffman Coding: An Efficient Test-Data Compression Method for IP Cores , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Emmanouil Kalligeros,et al.  Optimal Selective Huffman Coding for Test-Data Compression , 2007, IEEE Transactions on Computers.

[6]  Po-Han Wu,et al.  An efficient test-data compaction for low power VLSI testing , 2008, 2008 IEEE International Conference on Electro/Information Technology.

[7]  Daniel Brélaz,et al.  New methods to color the vertices of a graph , 1979, CACM.

[8]  Nur A. Touba,et al.  An efficient test vector compression scheme using selective Huffman coding , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Katherine Shu-Min Li,et al.  Design and analysis of skewed-distribution scan chain partition for improved test data compression , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[10]  Nur A. Touba,et al.  Test vector decompression via cyclical scan chains and its application to testing core-based designs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Krishnendu Chakrabarty,et al.  Combining low-power scan testing and test data compression for system-on-a-chip , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[12]  Ozgur Sinanoglu,et al.  Scan power reduction through test data transition frequency analysis , 2002, Proceedings. International Test Conference.

[13]  Bashir M. Al-Hashimi,et al.  Simultaneous reduction in volume of test data and power dissipation for systems-on-a-chip , 2001 .

[14]  Nur A. Touba,et al.  Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[15]  Krishnendu Chakrabarty,et al.  System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Janak H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[17]  Krishnendu Chakrabarty,et al.  A unified approach to reduce SOC test data volume, scan power and testing time , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Krishnendu Chakrabarty,et al.  Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes , 2003, IEEE Trans. Computers.

[19]  Xu Cheng,et al.  RunBasedReordering: A Novel Approach for Test Data Compression and Scan Power , 2007, 2007 Asia and South Pacific Design Automation Conference.

[20]  Mark Mohammad Tehranipoor,et al.  Nine-coded compression technique for testing embedded cores in SoCs , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Bashir M. Al-Hashimi,et al.  Variable-length input Huffman coding for system-on-a-chip test , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..