Configurable CMOS multiplier/divider circuits for analog VLSI

The design of five simple CMOS opamp based multipler/divider circuits is presented. Each two opamp and six MOSFET transistor circuit simultaneously achieves four-quadrant multiplication and division. Applications of the new circuits in analog signal processing and neural networks are discussed. The multiplier/divider circuits are all insensitive to MOS intrinsic parasitic capacitances. They do, however, exhibit different sensitivities to opamp finite unity-gain bandwidth. These sensitivities may be mitigated using the configurability property of the circuits. Finally experimental results are provided to support some of the theoretical claims.

[1]  S. D. Bedrosian,et al.  Introduction to distributed-parameter networks with applications to integrated circuits : by Mohammed S. Ghausi and John J. Kelly. 331 pages, diagrams, 6×9 in. New York, Holt, Rinehart and Winston, Inc., 1968. , 1970 .

[2]  Mohammed Ismail,et al.  A nonlinear CMOS analog cell for VLSI signal and information processing , 1991 .

[3]  Mohammed Ismail,et al.  A novel technique for designing continuous-time filters in MOS technology , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[4]  Mohammed Ismail,et al.  MOS multiplier/divider cell for analogue VLSI , 1989 .

[5]  Mohammed Ismail,et al.  Analog VLSI Implementation of Neural Systems , 2011, The Kluwer International Series in Engineering and Computer Science.

[6]  Nobuo Fujii,et al.  A novel MOSFET-C filter realization method using a canonical number of capacitors , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[7]  Mohammed Ismail,et al.  Finite GB and MOS parasitic capacitance effects in a class of MOSFET-C filters , 1990, Proceedings of the 33rd Midwest Symposium on Circuits and Systems.

[8]  Mohammed S. Ghausi,et al.  Introduction to distributed-parameter networks: With application to integrated circuits , 1977 .

[9]  John J. Hopfield,et al.  Simple 'neural' optimization networks: An A/D converter, signal decision circuit, and a linear programming circuit , 1986 .

[10]  S. Takagi.  Novel MOSFET-C filters realization using a canonical number of capacitors , 1991 .

[11]  Nobuo Fujii,et al.  A configurable CMOS multiplier/divider for analog VLSI , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[12]  Mohammed Ismail,et al.  Linearization techniques for nth-order sensor models in MOS VLSI technology , 1991 .

[13]  Mohammed Ismail,et al.  High Frequency CMOS Transconductors , 1993 .