Metrics and bounds for phase delay and signal attenuation in RC(L)clock trees
暂无分享,去创建一个
[1] Lawrence T. Pileggi,et al. Transmission line synthesis via constrained multivariable optimization , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Ross Baldick,et al. A sequential quadratic programming approach to concurrent gate and wire sizing , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Kishore Singhal,et al. Computer Methods for Circuit Analysis and Design , 1983 .
[4] Qing Zhu,et al. Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[5] Jirí Vlach,et al. Group delay as an estimate of delay in logic , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Andrew B. Kahng,et al. Optimal equivalent circuits for interconnect delay calculations using moments , 1994, EURO-DAC '94.
[7] Mark Horowitz,et al. Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Lawrence T. Pileggi,et al. Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Sachin S. Sapatnekar,et al. Wire sizing as a convex optimization problem: exploring the area-delay tradeoff , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] M. Edahiro,et al. Delay Minimization For Zero-skew Routing , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[11] Van Valkenburg,et al. Introduction to Modern Network Synthesis , 1960 .
[12] Shantanu Ganguly,et al. Clock distribution design and verification for PowerPC microprocessors , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[13] R. Tsay. Exact zero skew , 1991, ICCAD 1991.
[14] W. C. Elmore. The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .
[15] Lawrence T. Pileggi,et al. The Elmore delay as a bound for RC trees with generalized input signals , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[16] Ernest S. Kuh,et al. Exact moment matching model of transmission lines and application to interconnect delay estimation , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[17] Chung-Kuan Cheng,et al. Wire Length And Delay Minimization In General Clock Net Routing , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[18] Lawrence T. Pileggi,et al. Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization , 1993, 30th ACM/IEEE Design Automation Conference.
[19] Lawrence T. Pileggi,et al. EWA: efficient wiring-sizing algorithm for signal nets and clock nets , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[20] Lawrence T. Pileggi,et al. On the stability of moment-matching approximations in asymptotic waveform evaluation , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[21] Jan-Ming Ho,et al. Zero skew clock net routing , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.