A low power high efficient radio frequency clock generator for bio-implants

Now a days in VLSI, System on Chip (SoC) design is replacing the systems on board due to its high performance, less area and low power. Though Complementary Metal Oxide Semiconductor (CMOS) devices are playing a key role in the realization of low power million transistor circuits are not useful in sub-threshold region due to their charge leakage. The major abnormalities of these devices are jitter, skew and high power consumption which is amplified in Radio Frequency (RF) range. This paper deals with the realization of a Real Time RF Clock Generator circuit implemented with Carbon Nano Tube Field Effect Transistor (CNTFET) and Fin Field Effect Transistor (FINFET) devices is considered for clocking digital circuits in RF range. RF clock uses differential amplifier with buffer signal, provides less offset frequency, fast data transmission, susceptible at low voltage level and reduce jitter. The power dissipation, area and performance of these circuits are compared with the CMOS circuits with power supply of 1.8v and frequency of 2 MHz. It is observed that —% power, —% of area and —% of delay are reduced.

[1]  Shinji Kimura,et al.  Power-efficient and slew-aware three dimensional gated clock tree synthesis , 2016, 2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[2]  Rui L. Aguiar,et al.  Noise and Jitter in CMOS Digitally Controlled Delay Lines , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[3]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[4]  Kaushik Roy,et al.  Carbon Nanotube Electronics: Design of High-Performance and Low-Power Digital Circuits , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  S. Tans,et al.  Room-temperature transistor based on a single carbon nanotube , 1998, Nature.

[6]  K. R. Radhakrishnan,et al.  Clock skew optimized VLSI architecture for zero frequency filter , 2016, 2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA).

[7]  C. Dekker,et al.  Logic Circuits with Carbon Nanotube Transistors , 2001, Science.

[8]  Andreas Demosthenous,et al.  An Integrated Passive Phase-Shift Keying Modulator for Biomedical Implants With Power Telemetry Over a Single Inductive Link , 2017, IEEE Transactions on Biomedical Circuits and Systems.

[9]  Nigel H. Lovell,et al.  CMOS neurostimulation ASIC with 100 channels, scaleable output, and bidirectional radio-frequency telemetry , 2001, IEEE Transactions on Biomedical Engineering.

[10]  Fan-Gang Zeng,et al.  Cochlear Implants: System Design, Integration, and Evaluation , 2008, IEEE Reviews in Biomedical Engineering.

[11]  David L. Pulfrey,et al.  A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[12]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  Ranjit Yashwante,et al.  Impact of Power Supply Noise on Clock Jitter in High-Speed DDR Memory Interfaces , 2013, 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems.