Circuits and Implementation of a Low-Power Embedded EEPROM Memory

A 2-Kbit low-power embedded EEPROM memory, which is based on SMIC 0.35 mum three-metal two-poly mixed signal CMOS technology with embedded EEPROM technology, has been developed. Key design techniques of power dissipation optimization for EEPROM memory are described. Optimizations of the current consumption for the charge pump circuit are treated in this paper. To optimize the read access power consumption, a new SA (sense amplifier) using voltage sensing is proposed

[1]  Li Zhang,et al.  Key design techniques of a 40 ns 16 Kbit embedded EEPROM memory , 2004, 2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914).

[3]  Jean Michel Daga,et al.  Design techniques for EEPROMs embedded in portable systems on chips , 2003, IEEE Design & Test of Computers.

[4]  Seung-Hoon Lee,et al.  A low-ripple switched-capacitor DC-DC up converter for low-voltage applications , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[5]  Jean Michel Daga,et al.  Design techniques for embedded EEPROM memories in portable ASIC and ASSP solutions , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[6]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[7]  Mark Horowitz,et al.  Circuit techniques for 1.5-V power supply flash memory , 1997, IEEE J. Solid State Circuits.

[8]  Martin Fischer,et al.  Fully integrated passive UHF RFID transponder IC with 16.7-μW minimum RF input power , 2003, IEEE J. Solid State Circuits.