Some faults need an I/sub ddq/ test

Fault Simulation results of different implementations of 2-1 multiplexers and D-latches are presented. These results show that some faults can only be detected by I/sub ddq/ test. Simulation results also show that the "importance" of I/sub ddq/ as a test method can vary considerably with implementation.

[1]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[2]  Charles F. Hawkins,et al.  Quiescent power supply current measurement for CMOS IC defect detection , 1989 .

[3]  Edward J. McCluskey,et al.  Functional tests for scan chain latches , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[4]  K. Pierce,et al.  CrossCheck: an innovative testability solution , 1993, IEEE Design & Test of Computers.

[5]  S. J. Chandra,et al.  High performance test generation for accurate defect models in CMOS gate array technology , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[6]  Paul C. Wiscombe,et al.  A comparison of stuck-at fault coverage and I/sub DDQ/ testing on defect levels , 1993, Proceedings of IEEE International Test Conference - (ITC).

[7]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[8]  K. Sawada,et al.  An Evaluation of I/sub DDQ/ Versus Conventional Testing for CMOS Sea-of-Gate IC's , 1992, Proceedings International Test Conference 1992.