ALL Digital Phase-Locked Loop (ADPLL): A Survey

basic details of an ADPLL. It provides brief summary of the basic ADPLL principle applicable to control systems and digital communication. It also reports components of ADPLL and comparison among them.

[1]  Sergio Bampi,et al.  Design of a digital FM demodulator based on a 2nd-order all-digital phase-locked loop , 2008 .

[2]  BampiSergio,et al.  Design of a digital FM demodulator based on a 2nd-order all-digital phase-locked loop , 2008 .

[3]  R.B. Staszewski,et al.  All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13/spl mu/m CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  Yan Wang,et al.  An all digital phase-locked loop based on double edge triggered flip-flop , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[5]  Bhavya K. Daya,et al.  All Digital Phase Locked Loop Design and Implementation , 2022 .

[6]  Roland E. Best.  Phase-locked loops : design, simulation, and applications , 2003 .

[7]  Zhigang Li,et al.  Research and Application of All Digital Phase-Locked Loop , 2009, 2009 Second International Conference on Intelligent Networks and Intelligent Systems.

[8]  T. Le-Ngoc,et al.  All digital phase-locked loop: concepts, design and applications , 1989 .

[9]  Tad A. Kwasniewski,et al.  A 4GHz Low Complexity ADPLL-based Frequency Synthesizer in 90nm CMOS , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[10]  Chua-Chin Wang,et al.  All-Digital Frequency Synthesizer Using a Flying Adder , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  N. A. Mollen.  All-digital phase-locked loop used in a clock recovery algorithm , 1999 .

[12]  Chen-Yi Lee,et al.  An all-digital phase-locked loop (ADPLL)-based clock recovery circuit , 1999, IEEE J. Solid State Circuits.

[13]  Ching-Che Chung,et al.  An All-Digital Phase-Locked Loop with High-Resolution for SoC Applications , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[14]  Indrajit Chakrabarti,et al.  FPGA Implementation of a Digital FM Modem , 2009, 2009 International Conference on Information and Multimedia Technology.

[15]  A. H. Khalil,et al.  Design of ADPLL for good phase and frequency tracking performance , 2002, Proceedings of the Nineteenth National Radio Science Conference.

[16]  Abdul Raheem Qureshi,et al.  Implementation of Low Power, Wide Range ADPLL for Video Applications , 2010 .

[17]  Ralf Wunderlich,et al.  A fully integrated all-digital PLL based FM-radio Transmitter in 90 nm CMOS , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[18]  Jeonghee Kim,et al.  An Efficient All-Digital Phase-Locked Loop with Input Fault Detection , 2011, 2011 International Conference on Information Science and Applications.

[19]  Chang-hong Shan,et al.  An All Digital Phase-Locked Loop System with High Performance on Wideband Frequency Tracking , 2009, 2009 Ninth International Conference on Hybrid Intelligent Systems.

[20]  Peter Zipf,et al.  An FPGA-Based Linear All-Digital Phase-Locked Loop , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[22]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).