2.5D Heterogeneous Integration for Silicon Photonics Engines in Optical Transceivers

We present our work in the area of heterogeneous optical integration, where separately manufactured electronic components are assembled on to an active silicon photonics interposer to form a higher-level component. This process allows for the integration of components independently designed and optimized from several different technology and foundry platforms onto a common interposer. Heterogeneous integration is essential for manufacturing higher speed and performance components. Higher levels of integration also allow for closer placement of devices which minimizes the parasitic power consumed to compensate for the frequency dependent losses in the interconnect traces.

[1]  G. Kurczveil,et al.  High-Performance Silicon Photonics Using Heterogeneous Integration , 2022, IEEE Journal of Selected Topics in Quantum Electronics.

[2]  Ravi Mahajan,et al.  Co-Packaged Photonics For High Performance Computing: Status, Challenges And Opportunities , 2021, Journal of Lightwave Technology.

[3]  Dae-woo Kim,et al.  Novel 2.5D RDL Interposer Packaging: A Key Enabler for the New Era of Heterogenous Chip Integration , 2021, 2021 IEEE 71st Electronic Components and Technology Conference (ECTC).

[4]  S. Y. Siew,et al.  Review of Silicon Photonics Technology and Platform Development , 2021, Journal of Lightwave Technology.

[5]  J. Lau.  Semiconductor Advanced Packaging , 2021 .

[6]  T. Hang,et al.  Design and Development of Encapsulation Process for CIS-TSV Wafer Level Package , 2020, 2020 21st International Conference on Electronic Packaging Technology (ICEPT).

[7]  Jian Chen,et al.  400Gbps Fully Integrated DR4 Silicon Photonics Transmitter for Data Center Applications , 2020, 2020 Optical Fiber Communications Conference and Exhibition (OFC).

[8]  Javier Ayala,et al.  45nm CMOS — Silicon Photonics Monolithic Technology (45CLO) for Next-Generation, Low Power and High Speed Optical Interconnects , 2020, 2020 Optical Fiber Communications Conference and Exhibition (OFC).

[9]  Johan Jacob Mohr,et al.  Transmitter and Dispersion Eye Closure Quaternary (TDECQ) and Its Sensitivity to Impairments in PAM4 Waveforms , 2019, Journal of Lightwave Technology.

[10]  Jonathan King,et al.  TDECQ (transmitter dispersion eye closure quaternary) replaces historic eye-mask and TDP test for 400 Gb/s PAM4 optical transmitters , 2017, 2017 Optical Fiber Communications Conference and Exhibition (OFC).

[11]  Liqiang Cao,et al.  Via last TSV process for wafer level packaging , 2016, 2016 17th International Conference on Electronic Packaging Technology (ICEPT).

[12]  Xiaowu Zhang,et al.  Heterogeneous 2.5D integration on through silicon interposer , 2015 .

[13]  G. Lo,et al.  Demonstration of OSAT compatible 300 mm through Si interposer , 2013, 2013 IEEE 15th Electronics Packaging Technology Conference (EPTC 2013).

[14]  Guo-Qiang Lo,et al.  Through-Si-via (TSV) Keep-Out-Zone (KOZ) in SOI Photonics Interposer: A Study of the Impact of TSV-Induced Stress on Si Ring Resonators , 2013, IEEE Photonics Journal.

[15]  Fred A. Kish,et al.  Semiconductor Photonic Integrated Circuit Transmitters and Receivers , 2013 .

[16]  Sudipta K. Ray,et al.  Flip-chip interconnection technology for advanced thermal conduction modules , 1991, 1991 Proceedings 41st Electronic Components & Technology Conference.