A 48 Gb/s PAM-4 Transmitter With 3-Tap FFE Based on Double-Shielded Coplanar Waveguide in 65-nm CMOS

A power and area-efficient pulse-amplitude modulation 4 (PAM-4) transmitter using 3-tap feed-forward equalizer (FFE) based on a slow-wave transmission line is presented. Passive delay line is adopted for generating equalizer tap to overcome the high clocking power consumption. The transmission line achieves high slow-wave factor of 15 with double floating metal shields around the differential coplanar waveguide. The physical dimensions of the transmission line are determined to have low loss and a high slow-wave factor with a small chip area by optimization with 3-D electromagnetic simulations. The transmitter includes 4:1 multiplexers (MUXs) and a quadrature clock generator for high-speed data generation in a quarter-rate system. The 4:1 MUX utilizes 2-UI pulse generator and the input configuration is determined by qualitative analysis. The chip is fabricated in 65-nm CMOS technology and occupies area of 0.151 mm2. The proposed transmitter system exhibits the energy efficiency of 3.03 pJ/b at the data rate of 48 Gb/s with PAM-4 signaling.

[1]  Sandipan Kundu,et al.  A 112 Gb/s PAM-4 56 Gb/s NRZ Reconfigurable Transmitter With Three-Tap FFE in 10-nm FinFET , 2019, IEEE Journal of Solid-State Circuits.

[2]  Kwanseo Park,et al.  A 2.5–28 Gb/s Multi-Standard Transmitter With Two-Step Time-Multiplexing Driver , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Deog-Kyoon Jeong,et al.  A 64Gb/s 2.29pJ/b PAM-4 VCSEL Transmitter With 3-Tap Asymmetric FFE in 65nm CMOS , 2019, 2019 Symposium on VLSI Circuits.

[5]  Mounir Meghelli,et al.  A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS , 2020, IEEE Journal of Solid-State Circuits.

[6]  E. Pistono,et al.  A Lossy Circuit Model Based on Physical Interpretation for Integrated Shielded Slow-Wave CMOS Coplanar Waveguide Structures , 2013, IEEE Transactions on Microwave Theory and Techniques.

[7]  Pui-In Mak,et al.  A 36-Gb/s 1.3-mW/Gb/s Duobinary-Signal Transmitter Exploiting Power-Efficient Cross-Quadrature Clocking Multiplexers With Maximized Timing Margin , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Rui P. Martins,et al.  A 0.0071-mm2 10.8pspp-Jitter 4 to 10-Gb/s 5-Tap Current-Mode Transmitter Using a Hybrid Delay Line for Sub-1-UI Fractional De-Emphasis , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Thomas Toifl,et al.  A 112Gb/S 2.6pJ/b 8-Tap FFE PAM-4 SST TX in 14nm CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[10]  Hanjun Jiang,et al.  A 40-Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[11]  Guy Torfs,et al.  A Wide-Band, 5-Tap Transversal Filter With Improved Testability for Equalization up to 84 Gb/s , 2015, IEEE Microwave and Wireless Components Letters.

[12]  Michael M. Green,et al.  An 80 mW 40 Gb/s 7-Tap T/2-Spaced Feed-Forward Equalizer in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[13]  Jri Lee,et al.  Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies , 2015, IEEE Journal of Solid-State Circuits.

[14]  Chih-Kong Ken Yang,et al.  A 50–64 Gb/s Serializing Transmitter With a 4-Tap, LC-Ladder-Filter-Based FFE in 65 nm CMOS Technology , 2015, IEEE Journal of Solid-State Circuits.

[15]  J. Fournier,et al.  High-Q Slow-Wave Coplanar Transmission Lines on 0.35 $\mu$m CMOS Process , 2009, IEEE Microwave and Wireless Components Letters.