LTR: A low-overhead and reliable routing algorithm for network on chips

A fault tolerant routing algorithm is presented in this paper. The proposed routing algorithm is based on making a redundant copy of each packet as well as sending the redundant packets through the paths with low traffic loads. Since two copies of each packet reach the destination node, the erroneous packets are detected and replaced with the correct ones. To effectively use the paths with lower traffic loads, the redundant packets are routed according to YX routing while the original packets are routed according to Duato's routing algorithm. Minimizing the number of sent redundant packets and exploiting different paths for sending the original and redundant packets enable the proposed algorithm to improve the reliability of NoCs with negligible power and performance overheads. VHDL simulations confirm that the proposed routing algorithm imposes lower power and performance overheads while providing almost the same reliability in comparison with flood-based routing algorithms.

[1]  Mahmut T. Kandemir,et al.  Fault tolerant algorithms for network-on-chip interconnect , 2004, IEEE Computer Society Annual Symposium on VLSI.

[2]  Luca Benini,et al.  Analysis of error recovery schemes for networks on chips , 2005, IEEE Design & Test of Computers.

[3]  Petru Eles,et al.  Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[4]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[5]  T. Dumitras,et al.  Towards on-chip fault-tolerant communication , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..

[6]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[7]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[8]  Yingtao Jiang,et al.  Fault-tolerant routing schemes in RDT(2,2,1)//spl alpha/-based interconnection network for networks-on-chip design , 2005, 8th International Symposium on Parallel Architectures,Algorithms and Networks (ISPAN'05).

[9]  Ahmad Patooghy,et al.  A Low-Power and SEU-Tolerant Switch Architecture for Network on Chips , 2007, 13th Pacific Rim International Symposium on Dependable Computing (PRDC 2007).

[10]  Mehrdad Nourani,et al.  Testing SoC interconnects for signal integrity using boundary scan , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[11]  Soonhoi Ha,et al.  ILP based data parallel multi-task mapping/scheduling technique for MPSoC , 2008, 2008 International SoC Design Conference.

[12]  Chita R. Das,et al.  Exploring Fault-Tolerant Network-on-Chip Architectures , 2006, International Conference on Dependable Systems and Networks (DSN'06).

[13]  Naresh R. Shanbhag,et al.  Energy-efficiency in presence of deep submicron noise , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[14]  Lionel M. Ni,et al.  The Turn Model for Adaptive Routing , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[15]  Axel Jantsch,et al.  A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[16]  Richard M. Karp,et al.  Randomized rumor spreading , 2000, Proceedings 41st Annual Symposium on Foundations of Computer Science.

[17]  Luca Benini,et al.  A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[18]  Luigi Carro,et al.  Evaluating SEU and crosstalk effects in network-on-chip routers , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[19]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[20]  José Duato,et al.  A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks , 1993, IEEE Trans. Parallel Distributed Syst..