Application of Deadlock Risk Evaluation of Architectural Models

Software architectural evaluation is a key discipline used to identify, at early stages of a real‐time system (RTS) development, the problems that may arise during its operation. Typical mechanisms supporting concurrency, such as semaphores, mutexes or monitors, usually lead to concurrency problems in execution time that are difficult to be identified, reproduced and solved. For this reason, it is crucial to understand the root causes of these problems and to provide support to identify and mitigate them at early stages of the system lifecycle. This paper aims to present the results of a research work oriented to the development of the tool called ‘Deadlock Risk Evaluation of Architectural Models’ (DREAM) to assess deadlock risk in architectural models of an RTS. A particular architectural style, Pipelines of Processes in Object‐Oriented Architectures–UML (PPOOA) was used to represent platform‐independent models of an RTS architecture supported by the PPOOA –Visio tool. We validated the technique presented here by using several case studies related to RTS development and comparing our results with those from other deadlock detection approaches, supported by different tools. Here we present two of these case studies, one related to avionics and the other to planetary exploration robotics. Copyright © 2011 John Wiley & Sons, Ltd.

[1]  Antonio Monzón,et al.  Applying Deadlock Risk Assessment in Architectural Models of Real-Time Systems , 2010 .

[2]  Loïc Briand,et al.  Meeting deadlines in hard real-time systems - the rate monotonic approach , 1999 .

[3]  José L. Fernández-Sánchez,et al.  Modelling and Evaluating Real-Time Software Architectures , 2009, Ada-Europe.

[4]  C. Pasareanu,et al.  Lifecycle Verification of the NASA Ames K 9 Rover Executive , 2004 .

[5]  Antonio Monzón,et al.  An Ontological Representation of the Characteristic Problems of Real-Time Systems , 2008 .

[6]  Joseph Sifakis,et al.  D-Finder: A Tool for Compositional Deadlock Detection and Verification , 2009, CAV.

[7]  AdveSarita.  Data races are evil with no exceptions , 2010 .

[8]  Eitan Farchi,et al.  Detection of deadlock potentials in multithreaded programs , 2010, IBM J. Res. Dev..

[9]  Ulf Nilsson,et al.  A Comparative Study of Industrial Static Analysis Tools , 2008, SSV.

[10]  José L. Fernández-Sánchez,et al.  Extending UML for Real-Time Component Based Architectures , 2001 .

[11]  Lui Sha,et al.  Priority Inheritance Protocols: An Approach to Real-Time Synchronization , 1990, IEEE Trans. Computers.

[12]  Sarita V. Adve.  Data races are evil with no exceptions , 2010, Commun. ACM.

[13]  Jeff Magee,et al.  Concurrency - state models and Java programs , 2006 .

[14]  Alberto L. Sangiovanni-Vincentelli,et al.  Simulation based deadlock analysis for system level designs , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[15]  Daniel M. Roy,et al.  Meeting Deadlines in Hard Real-Time Systems , 1999 .

[16]  Arie Shoshani,et al.  System Deadlocks , 1971, CSUR.

[17]  Laurent Nana,et al.  Cheddar: a flexible real time scheduling framework , 2004, SIGAda.

[18]  Edmund M. Clarke,et al.  Model Checking , 1999, Handbook of Automated Reasoning.

[19]  Shing-Chi Cheung,et al.  Checking safety properties using compositional reachability analysis , 1999, TSEM.

[20]  José L. Fernández,et al.  An architectural style for object oriented real-time systems , 1998, Proceedings. Fifth International Conference on Software Reuse (Cat. No.98TB100203).

[21]  Tara Estlin,et al.  The CLARAty architecture for robotic autonomy , 2001, 2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542).

[22]  Antonio Mozon,et al.  Técnicas para el análisis de la consistencia de modelos en el desarrollo de software embarcado , 2010 .

[23]  José L. Fernández-Sánchez,et al.  Deadlock risk assessment in architectural models of real-time systems , 2009, 2009 IEEE International Symposium on Industrial Embedded Systems.

[24]  Sagar Chaki,et al.  Assume-Guarantee Reasoning for Deadlock , 2006, 2006 Formal Methods in Computer Aided Design.

[25]  EmanuelssonPär,et al.  A Comparative Study of Industrial Static Analysis Tools , 2008 .

[26]  Maria Bualat,et al.  The K9 On-Board Rover Architecture , 2006 .

[27]  Luciano Lavagno,et al.  Metropolis: An Integrated Electronic System Design Environment , 2003, Computer.

[28]  Keith Golden,et al.  Autonomous rovers for Mars exploration , 1999, 1999 IEEE Aerospace Conference. Proceedings (Cat. No.99TH8403).