Design and software characterization of finFET based full adders

Adder is the most important arithmetic block that are used in all processors. Most of the logical circuits till today were designed using Metal Oxide Semiconductor Field Effect Transistors (MOSFET’s). In order to reduce chip area, leakage power and to increase switching speed, MOSFET’s were continuously scaled down. Further scaling below 45nm, MOSFET’s suffers from Short Channel Effects (SCE’s) which leads to degraded performance of the device. Here the Performance of 28T and 16T MOSFET based 1-bit full adder cell is characterized and compared with FinFET based 28T and 16T 1-bit full adders at various  technology nodes using HSPICE software. Results show that FinFET based full adder design gives better performance in terms of speed, power and reliability compared to MOSFET based full adder designs. Hence FinFET are promising candidates and better replacement for MOSFET.

[1]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Anish Muttreja,et al.  CMOS logic design with independent-gate FinFETs , 2007, 2007 25th International Conference on Computer Design.

[5]  N. Jha,et al.  FinFETs: From Devices to Architectures , 2014 .

[6]  A. Lourts Deepak,et al.  Design and implementation Of 4-bit ALU using FINFETS for nano scale technology , 2011, International Conference on Nanoscience, Engineering and Technology (ICONSET 2011).

[7]  Liesbet Van der Perre,et al.  Degradation analysis of datapath logic subblocks under NBTI aging in FinFET technology , 2014, Fifteenth International Symposium on Quality Electronic Design.

[8]  Raju Hajare,et al.  Performance enhancement of FINFET and CNTFET at different node technologies , 2016 .

[9]  Jerry G. Fossum,et al.  Fundamentals of Ultra-Thin-Body MOSFETs and FinFETs , 2013 .

[10]  Sudha Yadav,et al.  Design and Analysis of FinFET Based High Performance 1 bit Half Adder-half Subtractor Cell , 2015 .

[11]  N. Collaert,et al.  Review of FINFET technology , 2009, 2009 IEEE International SOI Conference.

[12]  Anish Muttreja,et al.  FinFET Circuit Design , 2011 .

[13]  Anindya Ghosh,et al.  Optimization of Static Power, Leakage Power and Delay of Full Adder Circuit Using Dual Threshold MOSFET Based Design and T-Spice Simulation , 2009, 2009 International Conference on Advances in Recent Technologies in Communication and Computing.

[14]  C. Lakshminarayana,et al.  Design and evaluation of FinFET based digital circuits for high speed ICs , 2015, 2015 International Conference on Emerging Research in Electronics, Computer Science and Technology (ICERECT).

[15]  Volkan Kursun,et al.  FinFET technology development guidelines for higher performance, lower power, and stronger resilience to parameter variations , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[16]  Edwin Hsing-Mean Sha,et al.  A novel multiplexer-based low-power full adder , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.