Performance enhancement of a VCO using symbolic modelling and optimisation
暂无分享,去创建一个
Ashis Kumar Mal | A. K. Mal | Madhusmita Panda | Santosh Kumar Patnaik | S. Patnaik | Madhusmita Panda
[1] T. Ohguro,et al. The impact of scaling down to deep-submicron on CMOS RF circuits , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.
[2] Sheldon X.-D. Tan,et al. Symbolic noise analysis of low voltage amplifiers by using nullors , 2010, 2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD).
[3] Ganapati Panda,et al. A Multiobjective Optimization Based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO , 2014, IEEE Transactions on Semiconductor Manufacturing.
[4] Revna Acar Vural,et al. International Journal of Electronics and Communications (aeü) Analog Circuit Sizing via Swarm Intelligence , 2022 .
[5] Kalyanmoy Deb,et al. A fast and elitist multiobjective genetic algorithm: NSGA-II , 2002, IEEE Trans. Evol. Comput..
[6] Behzad Razavi,et al. A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.
[7] A. Hajimiri,et al. Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.
[8] A.A. Abidi,et al. Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.
[9] C. Sanchez-Lopez,et al. Symbolic Noise Analysis in Gm-C Filters , 2006, Electronics, Robotics and Automotive Mechanics Conference (CERMA'06).
[10] Esteban Tlelo-Cuautle,et al. Sizing Analogue Integrated Circuits by Integer Encoding and NSGA-II , 2018 .
[11] Mourad Loulou,et al. Analog circuit design optimization through the particle swarm optimization technique , 2010 .
[12] Francisco V. Fernández,et al. Pathological Element-Based Active Device Models and Their Application to Symbolic Analysis , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[13] Saraju P. Mohanty,et al. Fast optimization of nano-CMOS voltage-controlled oscillator using polynomial regression and genetic algorithm , 2013, Microelectron. J..
[14] Swapna Banerjee,et al. Symbolic noise modeling, analysis and optimization of a CMOS input buffer , 2012 .
[15] Audrius Krukonis,et al. The Influence of Non-Uniformity of the Multi- Conductor Line Parameters on Frequency Responses of the Meander Delay Line , 2013 .
[16] T.H. Lee,et al. Oscillator phase noise: a tutorial , 1999, IEEE Journal of Solid-State Circuits.
[17] Yuhua Cheng,et al. Extraction of the channel thermal noise in MOSFETs , 2000, ICMTS 2000. Proceedings of the 2000 International Conference on Microelectronic Test Structures (Cat. No.00CH37095).
[18] Esteban Tlelo-Cuautle,et al. Sizing Analog Integrated Circuits by Current- Branches-Bias Assignments with Heuristics , 2013 .
[19] Yong Wang,et al. A Multiobjective Optimization-Based Evolutionary Algorithm for Constrained Optimization , 2006, IEEE Transactions on Evolutionary Computation.
[20] Esteban Tlelo-Cuautle,et al. Richardson extrapolation-based sensitivity analysis in the multi-objective optimization of analog circuits , 2013, Appl. Math. Comput..