Combined DRAM and logic chip for massively parallel systems
暂无分享,去创建一个
Peter M. Kogge | Koji Kitamura | Toshio Sunaga | Hisatada Miyataka | Eric Retter | P. Kogge | E. Retter | T. Sunaga | K. Kitamura | Hisatada Miyataka
[1] William J. Dally,et al. The message-driven processor: a multicomputer processing node with efficient mechanisms , 1992, IEEE Micro.
[2] Charles L. Seitz,et al. Mosaic C: An Experimental Fine-Grain Multicomputer , 1992, 25th Anniversary of INRIA.
[3] Peter M. Kogge,et al. EXECUBE-A New Architecture for Scaleable MPPs , 1994, 1994 International Conference on Parallel Processing Vol. 1.
[4] S. C. Knowles,et al. Arithmetic processor design for the T9000 transputer , 1991, Optics & Photonics.
[5] William J. Dally,et al. Processor coupling: integrating compile time and runtime scheduling for parallelism , 1992, ISCA '92.
[6] Karl M. Guttag,et al. A single-chip multiprocessor for multimedia: the MVP , 1992, IEEE Computer Graphics and Applications.
[7] B. K. Wong,et al. A 150 K-circuit ASIC family using a DRAM technology , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.
[8] D. Critchlow,et al. A substrate-plate trench-capacitor (SPT) memory cell for dynamic RAM's , 1986 .
[9] Peter M. Kogge,et al. Real time artificial intelligence system , 1995, Proceedings of the IEEE 1995 National Aerospace and Electronics Conference. NAECON 1995.