Simultaneous Routing and Feedthrough Algorithm to Decongest Top Channel

In macrocell based SoC design, a routing plan to decongest top channel is an important step during floor planning. While previous approaches attempt at reducing congestion of chip as a whole, there is no attempt to specifically decongest top channel. We present an algorithmic approach to decongest top channel by using very few feedthroughs. Results show that compared to conventional methods, we can decongest top channel by using 20% lesser feedthrough buffers, and better top channel routing resource utilization.

[1]  Jason Cong,et al.  Physical hierarchy generation with routing congestion control , 2002, ISPD '02.

[2]  Shin'ichi Wakabayashi,et al.  An integrated approach to pin assignment and global routing for VLSI building-block layout , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[3]  Bin-Da Liu,et al.  Simultaneous pin assignment and global wiring for custom VLSI design , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[4]  Chung-Kuan Cheng,et al.  Simultaneous routing and buffer insertion for high performance interconnect , 1996, Proceedings of the Sixth Great Lakes Symposium on VLSI.

[5]  Martin D. F. Wong,et al.  Simultaneous routing and buffer insertion with restrictions on buffer locations , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[6]  Shashank Prasad Fast Congestion Aware Routing for Pin Assignment , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[7]  Hai Zhou,et al.  Simultaneous routing and buffer insertion with restrictions onbuffer locations , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..