On the lifetime of multilevel memories

We study memories capable of storing multiple bits per memory cell, with the property that certain state transitions “wear” the cell. We introduce a model that is relevant for Phase Change Memory, a promising emerging nonvolatile memory technology that exhibits limitations in the number of particular write actions that one may apply to a cell before rendering it unusable. We exploit the theory of Write Efficient Memories to derive a closed form expression for the storage capacity/lifetime fundamental tradeoff for this model. We then present families of codes specialized to distinct ranges for the target lifetimes, covering the full range from moderate redundancy to an arbitrarily large lifetime increase. These codes have low implementation complexity and remarkably good performance; for example in an 8 level cell we can increase the lifetime of a memory by a factor of ten while sacrificing only 2/3 of the uncoded storage capacity of the memory.

[1]  Chris Heegard,et al.  On the capacity of permanent memory , 1985, IEEE Trans. Inf. Theory.

[2]  R. Ahlswede,et al.  Coding for Write-Efficient Memory , 1989, Inf. Comput..

[3]  Shih-Hung Chen,et al.  Phase-change random access memory: A scalable technology , 2008, IBM J. Res. Dev..

[4]  Y.C. Chen,et al.  Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[5]  Gábor Simonyi,et al.  On write-unidirectional memory codes , 1989, IEEE Trans. Inf. Theory.

[6]  Anxiao Jiang,et al.  Buffer Coding for Asymmetric Multi-Level Memory , 2007, 2007 IEEE International Symposium on Information Theory.

[7]  Fang-Wei Fu,et al.  On the capacity and error-correcting codes of write-efficient memories , 2000, IEEE Trans. Inf. Theory.

[8]  Anxiao Jiang,et al.  Floating Codes for Joint Information Storage in Write Asymmetric Memories , 2007, 2007 IEEE International Symposium on Information Theory.

[9]  Abbas El Gamal,et al.  On the capacity of computer memory with defects , 1983, IEEE Trans. Inf. Theory.

[10]  Ferdinando Bedeschi,et al.  A Multi-Level-Cell Bipolar-Selected Phase-Change Memory , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  Tom Høholdt,et al.  Maxentropic Markov chains , 1984, IEEE Trans. Inf. Theory.

[12]  Jack K. Wolf,et al.  Coding for a write-once memory , 1984, AT&T Bell Laboratories Technical Journal.

[13]  A. Fiat,et al.  Generalized 'write-once' memories , 1984, IEEE Trans. Inf. Theory.

[14]  A. J. Han Vinck,et al.  On the general defective channel with informed encoder and capacities of some constrained memories , 1994, IEEE Trans. Inf. Theory.

[15]  Adi Shamir,et al.  How to Reuse a "Write-Once" Memory , 1982, Inf. Control..

[16]  Paul H. Siegel,et al.  On the parallel programming of flash memory cells , 2010, 2010 IEEE Information Theory Workshop.

[17]  Y.J. Song,et al.  Two-bit cell operation in diode-switch phase change memory cells with 90nm technology , 2008, 2008 Symposium on VLSI Technology.

[18]  A. J. Han Vinck,et al.  On the Capacity of Generalized Write-Once Memory with State Transitions Described by an Arbitrary Directed Acyclic Graph , 1999, IEEE Trans. Inf. Theory.