论文信息 - A novel equalizer for the high-loss backplane at Nyquist frequency

A novel equalizer for the high-loss backplane at Nyquist frequency

The paper presents a small area and low power equalizer for the high-loss serial backplane built in 65 nm CMOS technology. To mitigate the effects of channel loss and other impairments, a programmable continuous time linear equalizer (CTLE) and a programmable 5-tap decision feedback equalizer (DFE) are used in the receiver. In which DFE employs a loop-unrolling structure to meet timing constraints. Furthermore power and area savings are achieved by using two kinds of D-flip-flop (DFF) in proposed DFE and CMOS-style rail-to-rail clocking. The whole equalizer occupies 0.0091 mm2 and consumes 11-mW under a 1.2 V supply when equalizing 6.25 Gb/s data passed over a FR4 PCB channel with 10~28 dB of loss at Nyquist frequency.

You Li | Feng Zhang | Yumei Zhou

[1] Charles E. Berndt. Blind Adaptation of a Decision Feedback Equalizer for use in a lOGbps Serial Link , 2013 .

[2] Herschel A. Ainspan,et al. A 78mW 11.1Gb/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3] Daniel J. Friedman,et al. A 12-Gb/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology , 2009, IEEE J. Solid State Circuits.

[4] T. Nirschl,et al. Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.

[5] Wei-Chih Chen,et al. A 2.5-8Gb/s transceiver with 5-tap DFE and Second order CDR against 28-inch channel and 5000ppm SSC in 40nm CMOS technology , 2010, IEEE Custom Integrated Circuits Conference 2010.