Clock selection for performance optimization of control-flow intensive behaviors
暂无分享,去创建一个
[1] Alice C. Parker,et al. Synthesis of Optimal Clocking Schemes , 1985, 22nd ACM/IEEE Design Automation Conference.
[2] Robert A. Walker,et al. An exact methodology for scheduling in a 3D design space , 1995, Proceedings of the Eighth International Symposium on System Synthesis.
[3] Alexandru Nicolau,et al. Percolation based synthesis , 1991, DAC '90.
[4] Daniel Gajski,et al. An optimal clock period selection method based on slack minimization criteria , 1996, TODE.
[5] Daniel Gajski,et al. System clock estimation based on clock slack minimization , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.
[6] Raul Camposano,et al. Path-based scheduling for synthesis , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[8] Liang-Gee Chen,et al. Optimal module set and clock cycle selection for DSP synthesis , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.
[9] Niraj K. Jha,et al. Memory binding for performance optimization of control-flow intensive behaviors , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[10] Alexandru Nicolau,et al. Incremental tree height reduction for high level synthesis , 1991, 28th ACM/IEEE Design Automation Conference.
[11] Anoop Gupta,et al. The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.
[12] Nikil D. Dutt,et al. 1995 high level synthesis design repository , 1995, Proceedings of the Eighth International Symposium on System Synthesis.
[13] Sujit Dey,et al. Clock Period Optimization During Resource Sharing and Assignment , 1994, 31st Design Automation Conference.
[14] Daniel Gajski,et al. Clock optimization for high-performance pipelined design , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.
[15] J. Rabaey,et al. Behavioral Level Power Estimation and Exploration , 1997 .
[16] Sujit Dey,et al. Performance Analysis and Optimization of Schedules for Conditional and Loop-Intensive Specifications , 1994, 31st Design Automation Conference.
[17] Anshul Kumar,et al. Optimal clock period for synthesized data paths , 1997, Proceedings Tenth International Conference on VLSI Design.
[18] Edwin Hsing-Mean Sha,et al. Rotation Scheduling: A Loop Pipelining Algorithm , 1993, 30th ACM/IEEE Design Automation Conference.
[19] Niraj K. Jha,et al. Wavesched: a novel scheduling technique for control-flow intensive designs , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[20] Miodrag Potkonjak,et al. HYPER-LP: a system for power minimization using architectural transformations , 1992, ICCAD 1992.