论文信息 - FPGA implementation of exchange-correlation potential calculation for DFT - 字舞流文

FPGA implementation of exchange-correlation potential calculation for DFT

Maciej Wielgosz | Ernest Jamro | Kazimierz Wiatr | Paweł Russek | P. Russek | K. Wiatr | M. Wielgosz | E. Jamro

[1] David Abramson,et al. On ERI sorting for SIMD execution of large-scale Hartree-Fock SCF , 2008, Comput. Phys. Commun..

[2] Tirath Ramdas,et al. Towards a special-purpose computer for Hartree–Fock computations , 2008 .

[3] Robert J. Harrison,et al. FPGA acceleration of a quantum Monte Carlo application , 2008, Parallel Comput..

[4] Maciej Wielgosz,et al. Highly efficient structure of 64-bit exponential function implemented in FPGAs , 2008, ARC.