An efficient hierarchical timing-driven Steiner tree algorithm for global routing

In this paper, we propose a hierarchical timing-driven Steiner tree algorithm for global routing which considers the minimization of timing delay during the tree construction as the goal. The algorithm uses heuristic approach to decompose the problem of minimum delay Steiner tree into hierarchy and construct the sub-trees, respectively, based on dynamic programming technique. Taking the net topology into consideration, we build the final routing tree by reconnecting the sub-trees at each level recursively and then improve the connection with the objective of minimizing the delay from source to sink pins on the critical path. Meanwhile, some efficient strategies have been proposed to speed up the solving process. Experimental results are given to demonstrate the efficiency of our algorithm.

[1]  Xianlong Hong,et al.  Performance-Driven Steiner Tree Algorithms for Global Routing , 1993, 30th ACM/IEEE Design Automation Conference.

[2]  Martin D. F. Wong,et al.  A new algorithm for routing tree construction with buffer insertion and wire sizing under obstacle constraints , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[3]  Chung-Kuan Cheng,et al.  New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing , 1996, DAC '96.

[4]  Martin D. F. Wong,et al.  An efficient and optimal algorithm for simultaneous buffer and wire sizing , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Jason Cong,et al.  Optimal wiresizing for interconnects with multiple sources , 1995, TODE.

[6]  Chak-Kuen Wong,et al.  Hierarchical Steiner tree construction in uniform orientations , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Jason Cong,et al.  Provably good performance-driven global routing , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Sachin S. Sapatnekar,et al.  Algorithms for non-Hanan-based optimization for VLSI interconnectunder a higher-order AWE model , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  S. E. Dreyfus,et al.  The steiner problem in graphs , 1971, Networks.

[10]  Andrew B. Kahng,et al.  International Symposium on Physical Design (ISPD) , 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Somchai Prasitjutrakul,et al.  A timing-driven global router for custom chip design , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[12]  Chung-Kuan Cheng,et al.  Timing optimization for multisource nets: characterization andoptimal repeater insertion , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Lawrence T. Pileggi,et al.  The Elmore Delay as a Bound for RC Trees with Generalized Input Signals , 1995, 32nd Design Automation Conference.

[14]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[15]  Malgorzata Marek-Sadowska,et al.  Minimal Delay Interconnect Design Using Alphabetic Trees , 1994, 31st Design Automation Conference.

[16]  Jason Cong,et al.  Optimal wiresizing under Elmore delay model , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  W. C. Elmore The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[18]  T. Sakurai,et al.  Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.