A fully digital, energy-efficient, adaptive power-supply regulator

A voltage scaling technique for energy-efficient operation requires an adaptive power-supply regulator to significantly reduce dynamic power consumption in synchronous digital circuits. A digitally controlled power converter that dynamically tracks circuit performance with a ring oscillator and regulates the supply voltage to the minimum required to operate at a desired frequency is presented. This paper investigates the issues involved in designing a fully digital power converter and describes a design fabricated in a MOSIS 0.8-/spl mu/m process. A variable-frequency digital controller design takes advantage of the power savings available through adaptive supply-voltage scaling and demonstrates converter efficiency greater than 90% over a dynamic range of regulated voltage levels.

[1]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[2]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[3]  Ricardo E. Gonzalez,et al.  LOW-POWER PROCESSOR DESIGN , 1997 .

[4]  L. S. Nielsen,et al.  Low-power operation using self-timed circuits and adaptive scaling of the supply voltage , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[5]  A. Chandrakasan,et al.  An efficient controller for variable supply-voltage low power processing , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[6]  Robert W. Brodersen,et al.  High-efficiency low-voltage dc-dc conversion for portable applications , 1994 .

[7]  Mark Horowitz,et al.  SPIM: a pipelined 64*64-bit iterative multiplier , 1989 .

[8]  F. Sano,et al.  A 300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[9]  Gu-Yeon Wei,et al.  A low power switching power supply for self-clocked systems , 1996, ISLPED '96.

[10]  Thomas D. Burd,et al.  Processor design for portable systems , 1996, J. VLSI Signal Process..

[11]  Sakurai,et al.  A Lean Power Management technique: the lowest power consumption for the given operating speed of LSIs , 1997, Symposium 1997 on VLSI Circuits.

[12]  Bharadwaj Amrutur,et al.  Techniques to reduce power in fast wide memories [CMOS SRAMs] , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[13]  J. G. Kassakian,et al.  High-frequency high-density converters for distributed power supply systems , 1988 .

[14]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[15]  Abraham Pressman,et al.  Switching Power Supply Design , 1997 .

[16]  Anantha P. Chandrakasan,et al.  Techniques for aggressive supply voltage scaling and efficient regulation [CMOS digital circuits] , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[17]  L. Gal,et al.  Reply to "Comments on the optimum CMOS tapered buffer problem" , 1994, IEEE J. Solid State Circuits.