CongestionNet: Routing Congestion Prediction Using Deep Graph Neural Networks
暂无分享,去创建一个
Rajarshi Roy | Bryan Catanzaro | Saad Godil | Robert Kirby | Bryan Catanzaro | Saad Godil | Robert Kirby | Rajarshi Roy
[1] Malgorzata Marek-Sadowska,et al. Congestion minimization during placement without estimation , 2002, ICCAD 2002.
[2] Max Welling,et al. Semi-Supervised Classification with Graph Convolutional Networks , 2016, ICLR.
[3] Patrick Groeneveld,et al. Probabilistic congestion prediction , 2004, ISPD '04.
[4] Ulrich Brenner,et al. An effective congestion driven placement framework , 2002, ISPD '02.
[5] Yiran Chen,et al. RouteNet: Routability prediction for Mixed-Size Designs Using Convolutional Neural Network , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[6] Jason Cong,et al. Optimizing routability in large-scale mixed-size placement , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).
[7] Andrew B. Kahng,et al. Intrinsic shortest path length: a new, accurate a priori wirelength estimator , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[8] Prabhakar Kudva,et al. Metrics for structural logic synthesis , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..
[9] Thomas Kutzschebauch,et al. Congestion aware layout driven logic synthesis , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).
[10] Malgorzata Marek-Sadowska,et al. Pre-layout wire length and congestion estimation , 2004, Proceedings. 41st Design Automation Conference, 2004..
[11] Brucek Khailany,et al. High Performance Graph ConvolutionaI Networks with Applications in Testability Analysis , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).
[12] Tao Lin,et al. POLAR 2.0: An effective routability-driven placer , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).
[13] Majid Sarrafzadeh,et al. Congestion estimation during top-down placement , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] Jiang Hu,et al. Detecting tangled logic structures in VLSI netlists , 2010, Design Automation Conference.
[15] Zhongdong Qi,et al. An accurate detailed routing routability prediction model in placement , 2015, 2015 6th Asia Symposium on Quality Electronic Design (ASQED).
[16] Peter Spindler,et al. Fast and accurate routing demand estimation for efficient routability-driven placement , 2007 .
[17] Zhongdong Qi,et al. Accurate prediction of detailed routing congestion using supervised data learning , 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD).