论文信息 - Single-Cycle Asynchronous Traversal: A SMART Future for Reconfigurable On-Chip Networks - 字舞流文

Single-Cycle Asynchronous Traversal: A SMART Future for Reconfigurable On-Chip Networks

Anantha P. Chandrakasan | Li-Shiuan Peh | Chia-Hsin Owen Chen | Tushar Krishna | Woo-Cheol Kwon | Suvinay Subramanian | A. Chandrakasan | L. Peh | C. Chen | T. Krishna | Woo-Cheol Kwon | Suvinay Subramanian

[1] Anantha Chandrakasan,et al. SMART: A single-cycle reconfigurable NoC for SoC applications , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2] Li-Shiuan Peh,et al. Breaking the on-chip latency barrier using SMART , 2013, 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA).

[3] Anantha Chandrakasan,et al. Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI , 2012, DAC Design Automation Conference 2012.

[4] Timothy Mattson,et al. A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[5] Niraj K. Jha,et al. GARNET: A detailed on-chip network model inside a full-system simulator , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.

[6] Milo M. K. Martin,et al. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset , 2005, CARN.

[7] William J. Dally,et al. Principles and Practices of Interconnection Networks , 2004 .