A Quantized Analog RF Front End

A surface acoustic wave (SAW)-less receiver with a quantized analog RF front end is presented. The front end is composed of 100 smaller unit front ends, each one dedicated to process only a portion of the input signal. This allows the compression point of the structure to be increased beyond the voltage supply and to reconfigure the dynamic range to fit different operative conditions. A prototype integrated in 65-nm CMOS is presented, where the 1-dB compression point can go up to 10.5 dBm under 0.8-V supply, while the noise figure can be lowered down to 1.5 dB. The RF front end and the baseband burn 14 mW, while clock generation and distribution burn 37.2 mW/GHz. Upon the configuration, IIP3 varies between 1 and 20.5 dBm, while IIP2 between 35 and 75 dBm with a single-ended structure. The third- and fifth-order harmonic rejections are over 40 and 47 dB, respectively. The active area is only 0.25 mm2.

[1]  Ahmad Mirzaei,et al.  A phase-noise and spur filtering technique using reciprocal-mixing cancellation , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  James F. Buckwalter,et al.  A 0.2–3.6-GHz 10-dBm B1dB 29-dBm IIP3 Tunable Filter for Transmit Leakage Suppression in SAW-Less 3G/4G FDD Receivers , 2015, IEEE Transactions on Microwave Theory and Techniques.

[3]  Jae-Kwon Kim,et al.  A reconfigurable analog baseband for single-chip, Saw-less, 2G/3G/4G cellular transceivers with carrier aggregation , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[4]  Behzad Razavi,et al.  A Harmonic-Rejecting CMOS LNA for Broadband Radios , 2012, IEEE Journal of Solid-State Circuits.

[5]  Robert B. Staszewski,et al.  A High IIP2 SAW-Less Superheterodyne Receiver With Multistage Harmonic Rejection , 2016, IEEE Journal of Solid-State Circuits.

[6]  Ahmad Mirzaei,et al.  A Blocker-Tolerant, Noise-Cancelling Receiver Suitable for Wideband Wireless Applications , 2012, IEEE Journal of Solid-State Circuits.

[7]  Pui-In Mak,et al.  2.4 A 0.028mm2 11mW single-mixing blocker-tolerant receiver with double-RF N-path filtering, S11 centering, +13dBm OB-IIP3 and 1.5-to-2.9dB NF , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[8]  Eric A. M. Klumperink,et al.  24.3 A high-linearity CMOS receiver achieving +44dBm IIP3 and +13dBm B1dB for SAW-less LTE radio , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[9]  Rinaldo Castello,et al.  A 2.4GHz low-power SAW-less receiver for SoC coexistence , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[10]  Rinaldo Castello,et al.  Analysis and Design of a 20-MHz Bandwidth, 50.5-dBm OOB-IIP3, and 5.4-mW TIA for SAW-Less Receivers , 2018, IEEE Journal of Solid-State Circuits.

[11]  Bram Nauta,et al.  Active feedback receiver with integrated tunable RF channel selectivity, distortion cancelling, 48dB stopband rejection and >+12dBm wideband IIP3, occupying <0.06mm2 in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[12]  A.H.M. Shousha,et al.  A generalized tanh law MOSFET model and its applications to CMOS inverters , 1993 .

[13]  Rinaldo Castello,et al.  SAW-less analog front-end receivers for TDD and FDD , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[14]  Antonio Liscidini,et al.  A complete DVB-T/ATSC tuner analog base-band implemented with a single filtering ADC , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[15]  Antonio Liscidini,et al.  Quantized Analog RX Front-End for SAW-Less Applications , 2018, ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC).

[16]  David Murphy,et al.  A Noise-Cancelling Receiver Resilient to Large Harmonic Blockers , 2015, IEEE Journal of Solid-State Circuits.

[17]  Joseph Mitola,et al.  Cognitive radio: making software radios more personal , 1999, IEEE Wirel. Commun..

[18]  Tingting Mo,et al.  A 180nm CMOS three stage feedforward compensation op-amp with linearity improvement technique for active RC LPF , 2016, 2016 10th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID).

[19]  Pui-In Mak,et al.  A SAW-Less Tunable RF Front End for FDD and IBFD Combining an Electrical-Balance Duplexer and a Switched-LC N-Path LNA , 2018, IEEE Journal of Solid-State Circuits.

[20]  Yannis P. Tsividis,et al.  Mixed-Domain Systems and Signal Processing Based on Input Decomposition , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  X Li,et al.  Gm-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18-μm CMOS , 2005 .

[22]  LTE: System Specifications and Their Impact on RF & Base Band Circuits , 2013 .

[23]  Hao Wu,et al.  2.1 A highly linear inductorless wideband receiver with phase- and thermal-noise cancellation , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[24]  A. Liscidini,et al.  Quantised inverter amplifier , 2018 .

[25]  Robert B. Staszewski,et al.  A TDD/FDD SAW-less superheterodyne receiver with blocker-resilient band-pass filter and multi-stage HR in 28nm CMOS , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[26]  Peter R. Kinget,et al.  An Ultra-Low Voltage, Low-Noise, High Linearity 900-MHz Receiver With Digitally Calibrated In-Band Feed-Forward Interferer Cancellation in 65-nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[27]  Juha Yli-Kaakinen,et al.  Multirate Charge-Domain Filter Design for RF-Sampling Multi-Standard Receiver , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Barrie Gilbert,et al.  The multi-tanh principle: a tutorial overview , 1998, IEEE J. Solid State Circuits.

[29]  Alyosha C. Molnar,et al.  Implications of Passive Mixer Transparency for Impedance Matching and Noise Figure in Passive Mixer-First Receivers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[30]  Ahmad Mirzaei,et al.  A 65 nm CMOS Quad-Band SAW-Less Receiver SoC for GSM/GPRS/EDGE , 2011, IEEE Journal of Solid-State Circuits.

[31]  Imad ud Din,et al.  A receiver for LTE Rel-11 and beyond supporting non-contiguous carrier aggregation , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[32]  H. Darabi,et al.  A Blocker Filtering Technique for SAW-Less Wireless Receivers , 2007, IEEE Journal of Solid-State Circuits.

[33]  Joseph Mitola,et al.  The software radio architecture , 1995, IEEE Commun. Mag..

[34]  Christer Svensson,et al.  The blocker challenge when implementing software defined radio receiver RF frontends , 2010 .

[35]  Hossein Hashemi,et al.  19.3 Reconfigurable SDR receiver with enhanced front-end frequency selectivity suitable for intra-band and inter-band carrier aggregation , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[36]  Hossein Hashemi,et al.  Dual-Carrier Aggregation Receiver With Reconfigurable Front-End RF Signal Conditioning , 2015, IEEE Journal of Solid-State Circuits.

[37]  Peter R. Kinget,et al.  A Switched-Capacitor RF Front End With Embedded Programmable High-Order Filtering , 2016, IEEE Journal of Solid-State Circuits.

[38]  Jonathan Borremans,et al.  A 40 nm CMOS 0.4–6 GHz Receiver Resilient to Out-of-Band Blockers , 2011, IEEE Journal of Solid-State Circuits.

[39]  Jose Silva-Martinez,et al.  A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors , 2003, IEEE J. Solid State Circuits.

[40]  Bram Nauta,et al.  A mixer-first receiver with enhanced selectivity by capacitive positive feedback achieving +39dBm IIP3 and <3dB noise figure for SAW-less LTE Radio , 2017, 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[41]  Rinaldo Castello,et al.  A +25-dBm IIP3 1.7–2.1-GHz FDD Receiver Front End With Integrated Hybrid Transformer in 28-nm CMOS , 2017, IEEE Transactions on Microwave Theory and Techniques.

[42]  J. Chiu,et al.  A frequency translation technique for SAW-Less 3G receivers , 2009, 2009 Symposium on VLSI Circuits.

[43]  N. A. Moseley,et al.  Digitally Enhanced Software-Defined Radio Receiver Robust to Out-of-Band Interference , 2009, IEEE Journal of Solid-State Circuits.

[44]  R. Castello,et al.  Low power wideband receiver with RF Self-Interference Cancellation for Full-Duplex and FDD wireless Diversity , 2017, 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[45]  Joseph Mitola,et al.  Cognitive Radio An Integrated Agent Architecture for Software Defined Radio , 2000 .

[46]  Jonathan Borremans,et al.  A 0.9 V 0.4–6 GHz Harmonic Recombination SDR Receiver in 28 nm CMOS With HR3/HR5 and IIP2 Calibration , 2014, IEEE Journal of Solid-State Circuits.

[47]  Stefan Andersson,et al.  SOFTWARE DEFINED RADIO – VISIONS, CHALLENGES AND SOLUTIONS , 2006 .

[48]  J. Mitola,et al.  Software radios: Survey, critical evaluation and future directions , 1992, IEEE Aerospace and Electronic Systems Magazine.

[49]  Ahmad Mirzaei,et al.  A blocker-tolerant wideband noise-cancelling receiver with a 2dB noise figure , 2012, 2012 IEEE International Solid-State Circuits Conference.

[50]  Mohamed A. Osman,et al.  An extended Tanh law MOSFET model for high temperature circuit simulation , 1995 .

[51]  Eric A. M. Klumperink,et al.  N-path filters and mixer-first receivers: A review , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[52]  Alyosha C. Molnar,et al.  A Passive Mixer-First Receiver With Digitally Controlled and Widely Tunable RF Interface , 2010, IEEE Journal of Solid-State Circuits.

[53]  Ahmad Mirzaei,et al.  Analysis and Optimization of Direct-Conversion Receivers With 25% Duty-Cycle Current-Driven Passive Mixers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[54]  Ahmad Mirzaei,et al.  Architectural Evolution of Integrated M-Phase High-Q Bandpass Filters , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[55]  Eisse Mensink,et al.  Distortion cancellation by polyphase multipath circuits , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[56]  Behzad Razavi,et al.  20.8 A 20mW GSM/WCDMA receiver with RF channel selection , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[57]  Jonathan Borremans,et al.  A 5mm2 40nm LP CMOS 0.1-to-3GHz multistandard transceiver , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[58]  Ranjit Gharpurey,et al.  Feedforward Interference Cancellation in Radio Receiver Front-Ends , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[59]  Rinaldo Castello,et al.  A 0.7–2 GHz auxiliary receiver with enhanced compression for SAW-less FDD , 2017, ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference.

[60]  Hossein Hashemi,et al.  Reconfigurable blocker-resilient receiver with concurrent dual-band carrier aggregation , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[61]  Robert Bogdan Staszewski,et al.  3.8 A fully integrated highly reconfigurable discrete-time superheterodyne receiver , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).