Low-Power On-Chip Charge-Recycling DC-DC Conversion Circuit and System

A charge-recycling circuit and system that reuses the energy between two or more stacked CPUs is proposed in order to double the life of a battery. In this architecture, CPUs are divided into upper and lower load groups, and electrical charges are shared among the stacked CPUs and a tank capacitor. Charges are temporarily stored in the tank capacitor and are then reused. To control divided loads, a high-speed and energy-efficient regulator is needed. Internal circuit voltage variation between the upper and lower modules is determined by seven low-drop-out (LDO) regulators, a voltage-boosting capacitor circuit, and the tank capacitor. As a result, stable voltage can be supplied to each CPU, even if the upper and lower loads are different or a battery is being used. The LDOs improve the margin of collection in the tank capacitor or task schedule operation, and power efficiency is raised even further. The circuit can be implemented on silicon without a large external control circuit and inductor such as a switching regulator. This circuit was applied to an in-vehicle lock-step system because the upper and lower loads and tasks are the same. Additionally, by using the proposed task scheduling to maximize efficiency, this circuit can be applied not only to lock-step systems but also to general systems. Test chips were fabricated using 90-nm standard CMOS technology. Although the maximum power efficiency of a conventional circuit with a simple LDO is 44.4%, efficiency of the proposed charge-recycling circuit turned out to be as high as 87.1% with the test chips.

[1]  M. Mizuno,et al.  Elastic-Vt CMOS circuits for multiple on-chip power control , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  Hiroyuki Yamauchi,et al.  An Asymptotically Zero Power Charge-Recycling Bus Architecture for Battery-Operated Ultrahigh Data Rate ULSI's(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[3]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[4]  T. Gyohten,et al.  An On-chip PVT Control System for Worst-caseless Lower Voltage SoC Design , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[5]  Ron Ho,et al.  Low-power SRAM design using half-swing pulse-mode techniques , 1998, IEEE J. Solid State Circuits.

[6]  Marios C. Papaefthymiou,et al.  Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[7]  K. Dosaka,et al.  An Automatic Source/Body Level Controllable 0.5V level SOI Circuit Technique for Mobile and Wireless Network Applications , 2006, 2006 International Symposium on Communications and Information Technologies.

[8]  S. Rajapandian,et al.  Implicit DC-DC downconversion through charge-recycling , 2005, IEEE Journal of Solid-State Circuits.

[9]  Lee-Sup Kim,et al.  A low-power ROM using charge recycling and charge sharing techniques , 2003 .

[10]  Fukashi Morishita,et al.  Green semiconductor technology with ultra-low power on-chip charge-recycling power circuit and system , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[11]  Fukashi Morishita,et al.  High efficiency Autonomous Controlled Cascaded LDOs for Green Battery system , 2009, 2009 IEEE 8th International Conference on ASIC.

[12]  Takahiro Seki,et al.  Dynamic voltage and frequency management for a low-power embedded microprocessor , 2005, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).