Digital dual mixer time difference for sub-nanosecond time synchronization in Ethernet

A digital architecture for the Dual Mixer Time Difference (DMTD) is presented. This architecture has several advantages over other phase frequency detectors such as being linear, not having a dead zone and with an accuracy within the sub-picoseconds range. The intrinsic phase noise present in all timing signals is the main cause of the limitation in the accuracy of this phase frequency detector. Therefore, this paper describes the advantages and disadvantages of the presented architecture as well as how its performance changes with the clock phase noise by showing some experimental measurements. The application of this architecture, for the use of Ethernet as both data and synchronization network, is also discussed.

[1]  Floyd M. Gardner,et al.  Phaselock techniques , 1984, IEEE Transactions on Systems, Man, and Cybernetics.

[2]  In-Cheol Park,et al.  Fast frequency acquisition phase frequency detectors with prediction-based edge blocking , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[3]  Floyd M. Gardner,et al.  Phaselock Techniques: Gardner/Phaselock Techniques , 2005 .

[4]  Hikmet Sari,et al.  Phase and frequency detectors for clock synchronization in high-speed optical transmission systems , 1992, [Conference Record] GLOBECOM '92 - Communications for Global Users: IEEE.

[5]  Hikmet Sari,et al.  Phase and frequency detectors for clock synchronization in high-speed optical transmission systems , 1994, Eur. Trans. Telecommun..

[6]  D. W. Allan,et al.  Picosecond Time Difference Measurement System , 1975 .

[7]  Pedro Moreira,et al.  White rabbit: Sub-nanosecond timing distribution over ethernet , 2009, 2009 International Symposium on Precision Clock Synchronization for Measurement, Control and Communication.