Pipeline Event-driven No-race Charge recycling Logic (PENCL) for low power application

A novel logic family, called Pipeline Event-driven No-race Charge recycling Logic (PENCL), has been proposed and analyzed. PENCL improves power efficiency using an event detector circuit. In this new logic, when an event is detected on the input signal, the outputs are connected. This technique theoretically reduces the power consumption 50% compared to conventional charge recycling logic. The efficiency of the new method was analyzed using seven 2-input NAND gates connected to each other as a pipeline modular structure. This configuration was simulated with 0.35/spl mu/m technology using HSPICE. Simulation results show 43% power reduction using this new method compared to one of the most power efficient charge-recycling logic called race-Free CMOS Pass gate Charge recycling Logic (FCPCL). Dual rail isolated latch (DRIL), which is introduced for using in PENCL, has much better performance than the previous static latch.

[1]  Sung-Mo Kang,et al.  Modular charge recycling pass transistor logic (MCRPL) , 2000 .

[2]  Kwyro Lee,et al.  Charge recycling differential logic (CRDL) for low power application , 1996 .

[3]  G.R. Hellestrand,et al.  Half-rail differential logic , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[4]  A. Afzali-Kusha,et al.  Race-free CMOS pass-gate charge recycling logic (FCPCL) for low power applications , 2003, Southwest Symposium on Mixed-Signal Design, 2003..

[5]  Sung-Mo Kang,et al.  CMOS Pass-gate No-race Charge-recycling Logic (CPNCL) , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[6]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.