Rules-based correction strategies setup on sub-micrometer line and space patterns for 200mm wafer scale SmartNIL process within an integration process flow
暂无分享,去创建一个
H. Teyssedre | L. Pain | P. Brianceau | S. Landis | M. Eibelhuber | M. Wimplinger | M. Mayr | C. Thanner | M. Laure | W. Zorbach | M. Chouiki
[1] Takehiko Iwanaga,et al. Nanoimprint system development and status for high-volume semiconductor manufacturing , 2015, SPIE Photomask Technology.
[2] V. Reboud,et al. Metallic colour filtering arrays manufactured by NanoImprint lithography , 2013 .
[3] H. Kurz,et al. Wafer scale patterning by soft UV-nanoimprint lithography , 2004 .
[4] Duane S. Boning,et al. Towards nanoimprint lithography-aware layout design checking , 2010, Advanced Lithography.
[5] Michael Moeller,et al. UV enhanced substrate conformal imprint lithography (UV-SCIL) technique for photonic crystals patterning in LED manufacturing , 2010 .
[6] Mold design rules for residual layer-free patterning in thermal imprint lithography. , 2011, Langmuir : the ACS journal of surfaces and colloids.
[7] Bernard Choi,et al. Step and flash imprint lithography: a new approach to high-resolution patterning , 1999, Advanced Lithography.
[8] H. Teyssedre,et al. Critical dimension uniformity characterization of nanoimprinted trenches for high volume manufacturing qualification , 2016, European Mask and Lithography Conference.