Semi-custom NCL Design with Commercial EDA Frameworks: Is it Possible?

Quasi delay-insensitive design is a promising solution for coping with contemporary silicon technology problems such as aggressive process variations and tight power budgets. However, one major barrier to its wider adoption is the lack of automated optimization techniques for building circuits using semi-custom methodologies. This paper proposes an innovative design flow that relies on the use of consolidated commercial EDA frameworks for synthesizing 1-of-n 4-phase quasi delay-insensitive circuits using Null Convention Logic. Asynchronous gates that are usually not supported by these frameworks are modelled as conventional logic gates, allowing synthesis tools to perform static timing analysis as well as pre- and post-mapped design optimizations, which can be specified by the designer using conventional timing constraints.

[1]  Laurent Fesquet,et al.  Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits , 2005, VLSI-SoC.

[2]  Scott A. Brandt,et al.  NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.

[3]  F. A. Parsan,et al.  CMOS implementation comparison of NCL gates , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[4]  Doug A. Edwards,et al.  Teak: A Token-Flow Implementation for the Balsa Language , 2009, 2009 Ninth International Conference on Application of Concurrency to System Design.

[5]  Matheus T. Moreira,et al.  NCL+: Return-to-one Null Convention Logic , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).

[6]  Mitchell A. Thornton,et al.  Uncle - An RTL Approach to Asynchronous Design , 2012, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems.

[7]  Ran Ginosar,et al.  An Efficient Implementation of Boolean Functions as Self-Timed Circuits , 1992, IEEE Trans. Computers.

[8]  M. T. Moreira,et al.  Design of NCL gates with the ASCEnD flow , 2013, 2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS).

[9]  Alex Kondratyev,et al.  Design of Asynchronous Circuits Using Synchronous CAD Tools , 2002, IEEE Des. Test Comput..

[10]  N. P. Singh.  A DESIGN METHODOLOGY FOR SELF-TIME SYSTEMS , 1981 .

[11]  Steven M. Nowick,et al.  Technology Mapping and Cell Merger for Asynchronous Threshold Networks , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Ross Smith,et al.  Asynchronous design using commercial HDL synthesis tools , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[13]  Alain J. Martin,et al.  Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.

[14]  S. L. Hurst,et al.  An introduction to threshold logic: a survey of present theory and practice , 1969 .

[15]  D. A. Edwards,et al.  The Balsa Asynchronous Circuit Synthesis System , 2000 .

[16]  Vivek Tiwari,et al.  Reducing power in high-performance microprocessors , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[17]  Waleed K. Al-Assadi,et al.  Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Matheus T. Moreira,et al.  Return-to-one protocol for reducing static power in C-elements of QDI circuits employing m-of-n codes , 2012, 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI).

[19]  Marly Roncken,et al.  The VLSI-programming language Tangram and its translation into handshake circuits , 1991, Proceedings of the European Conference on Design Automation..

[20]  Mayler G. A. Martins,et al.  Synthesis of threshold logic gates to nanoelectronics , 2013, 2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI).

[21]  Steven M. Nowick,et al.  Technology Mapping and Cell Merger for Asynchronous Threshold Networks , 2008, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Peter A. Beerel,et al.  A Designer's Guide to Asynchronous VLSI , 2010 .

[23]  Karthikeyan Sankaralingam,et al.  Dark Silicon and the End of Multicore Scaling , 2012, IEEE Micro.

[24]  Peter A. Beerel,et al.  Proteus: An ASIC Flow for GHz Asynchronous Designs , 2011, IEEE Design & Test of Computers.