Self-align recessed source drain ultrathin body SOI MOSFET

In this letter, a self-aligned recessed source/drain (ReS/D) ultrathin body (UTB) silicon-on-insulator (SOI) MOS technology is proposed and demonstrated. The thick diffusion regions of ReS/D are placed on a recessed trench, which is patterned on the buried oxide and go under the SOI film. The new structure reduces the parasitic S/D resistance without increasing the gate-to-drain Miller capacitance, which is the major advantage over the elevated S/D structure. Fabrication details and experimental results are presented. The scalability of the UTB MOSFETs and the larger design window due to reduced parasitics are demonstrated.

[1]  D. Hisamoto.  FD/DG-SOI MOSFET-a viable approach to overcoming the device scaling limit , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2]  Chenming Hu,et al.  Ultra-thin body SOI MOSFET for deep-sub-tenth micron era , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[3]  Emmanuel Augendre,et al.  Gate-source-drain architecture impact on DC and RF performance of sub-100-nm elevated source/drain NMOS transistors , 2003 .

[4]  Jeffrey Bokor,et al.  60 nm planarized ultra-thin body solid phase epitaxy MOSFETs , 2000, 58th DRC. Device Research Conference. Conference Digest (Cat. No.00TH8526).

[5]  A novel elevated source/drain PMOSFET formed by Ge-B/Si intermixing , 2002, IEEE Electron Device Letters.