Adder-accumulator cells in RSFQ logic

We are in the process of designing a Finite Impulse Response (FIR) filter for use in a Digital Signal Processing (DSP) system based entirely on Rapid Single Flux Quantum (RSFQ) logic. One aspect of this project involves the development of the arithmetic unit of the filter, in this case an adder-accumulator multiplier. This article describes two cells can perform the function of accumulated addition in the adder-accumulator multiplier. We have fabricated both cells and tested them at low speed.<<ETX>>

[1]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.

[2]  S.S. Martinet,et al.  Simulation and optimization of binary full-adder cells in rapid single flux quantum logic , 1993, IEEE Transactions on Applied Superconductivity.

[3]  A. Krasniewski,et al.  A clock distribution scheme for large RSFQ circuits , 1995, IEEE Transactions on Applied Superconductivity.

[4]  D.Y. Zinoviev,et al.  New RSFQ circuits (Josephson junction digital devices) , 1993, IEEE Transactions on Applied Superconductivity.