论文信息 - A new adaptation scheme for low noise and fast settling phase locked loop

A new adaptation scheme for low noise and fast settling phase locked loop

This paper presents a salient analog phase-locked loop that adaptively controls the loop bandwidth according to the locking status. An extended loop bandwidth enhancement is achieved by the adaptive control on the charge pump current. First of all, when the phase error is large, such as in the locking mode, the PLL increases the loop bandwidth and achieves fast locking. On the other hand, when the phase error is small, this PLL decreases the loop bandwidth and minimizes output jitters. The relationships of performance aspects to design variables are presented and the basic tradeoffs of the new concept are discussed. A circuit implementation of the adaptive PLL is described in detail and simulation result of a 50 MHz PLL in a 0.15 mum CMOS technology is presented.

W. Rahajandraibe | J. Roche | G. Bracmard | L. Zad

[1] C.R. Hogge. A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[2] Keng L. Wong,et al. A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[3] John G. Maneatis. PLL Based on Self-Biased Techniques , 1996 .

[4] C.S. Vaucher,et al. An adaptive PLL tuning system architecture combining high spectral purity and fast settling time , 2000, IEEE Journal of Solid-State Circuits.

[5] Keng L. Wong,et al. A PLL clock generator with 5 to 110 MHz lock range for microprocessors , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6] K. S. Shanmugam,et al. Digital and analog communication systems , 1979 .

[7] Behzad Razavi,et al. A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[8] Behzad Razavi,et al. Design of Monolithic PhaseLocked Loops and Clock Recovery CircuitsA Tutorial , 1996 .

[9] T. Frank,et al. Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and /spl plusmn/50 ps jitter , 1995 .

[10] F. Gardner,et al. Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[11] J.G. Maneatis,et al. Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.