Assessment of STT-MRAMs based on double-barrier MTJs for cache applications by means of a device-to-system level simulation framework

Abstract This paper explores non-volatile cache memories implemented by spin-transfer torque magnetic random access memories (STT-MRAMs) based on state-of-the-art perpendicular magnetic tunnel junctions (MTJs) and FinFETs. The use of double-barrier MTJs with two reference layers (DMTJs) is benchmarked against solutions relying on single-barrier MTJs (SMTJs) at different technology nodes (from 28-nm down to 20-nm). Our study is carried out through a cross-layer simulation platform, starting from the device- up to the system-level. Our results point out that, thanks to the reduced switching currents, DMTJ-based STT-MRAMs allow decreasing write access time of about 63% as compared to their SMTJ-based counterparts. This is achieved while assuring reduced energy consumption under both write (−42%) and read (−28%) accesses, lower area occupancy (−40%) and smaller leakage power (−25%), at the only cost of worsened read access time. This makes DMTJ-based STT-MRAM a promising candidate to replace conventional semiconductor-based cache memory for the next-generation of low-power microprocessors with on-chip non-volatility.

[1]  Marco Lanuzza,et al.  Compact Modeling of Perpendicular STT-MTJs With Double Reference Layers , 2019, IEEE Transactions on Nanotechnology.

[2]  Yiran Chen,et al.  Compact Model of Subvolume MTJ and Its Design Application at Nanoscale Technology Nodes , 2015, IEEE Transactions on Electron Devices.

[3]  Marco Lanuzza,et al.  A Compact Model with Spin-Polarization Asymmetry for Nanoscaled Perpendicular MTJs , 2017, IEEE Transactions on Electron Devices.

[4]  Mario Carpentieri,et al.  Micromagnetic Analysis of Statistical Switching in Perpendicular Magnetic Tunnel Junctions With Double Reference Layers , 2018, IEEE Magnetics Letters.

[5]  Jacques-Olivier Klein,et al.  Compact Model of Dielectric Breakdown in Spin-Transfer Torque Magnetic Tunnel Junction , 2016, IEEE Transactions on Electron Devices.

[6]  Massimo Alioto,et al.  Voltage Scaled STT-MRAMs Towards Minimum-Energy Write Access , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[7]  Mehdi Baradaran Tahoori,et al.  Ultra-Fast and High-Reliability SOT-MRAM: From Cache Replacement to Normally-Off Computing , 2016, IEEE Transactions on Multi-Scale Computing Systems.

[8]  Marco Lanuzza,et al.  Variability-Aware Analysis of Hybrid MTJ/CMOS Circuits by a Micromagnetic-Based Simulation Framework , 2017, IEEE Transactions on Nanotechnology.

[9]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[10]  Mircea R. Stan,et al.  The Promise of Nanomagnetics and Spintronics for Future Logic and Universal Memory , 2010, Proceedings of the IEEE.

[11]  B. Azzerboni,et al.  Description of Statistical Switching in Perpendicular STT-MRAM Within an Analytical and Numerical Micromagnetic Framework , 2017, IEEE Transactions on Magnetics.

[12]  Xuanyao Fong,et al.  High-Density and Robust STT-MRAM Array Through Device/Circuit/Architecture Interactions , 2015, IEEE Transactions on Nanotechnology.

[13]  Massimo Alioto,et al.  Boosted sensing for enhanced read stability in STT-MRAMs , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[14]  Andrew D Kent,et al.  A new spin on magnetic memories. , 2015, Nature nanotechnology.

[15]  Massimo Alioto,et al.  A Variation-Aware Timing Modeling Approach for Write Operation in Hybrid CMOS/STT-MTJ Circuits , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Marco Lanuzza,et al.  Assessment of STT-MRAM performance at nanoscaled technology nodes using a device-to-memory simulation framework , 2019 .

[17]  Cong Xu,et al.  NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Aida Todri,et al.  A high-reliability and low-power computing-in-memory implementation within STT-MRAM , 2018, Microelectron. J..

[19]  Youguang Zhang,et al.  Read disturbance issue and design techniques for nanoscale STT-MRAM , 2016, J. Syst. Archit..

[20]  Z. Diao,et al.  Spin transfer switching in dual MgO magnetic tunnel junctions , 2007 .

[21]  Stefano Ambrogio,et al.  Modeling of Breakdown-Limited Endurance in Spin-Transfer Torque Magnetic Memory Under Pulsed Cycling Regime , 2018, IEEE Transactions on Electron Devices.

[22]  J. Nowak,et al.  STT-MRAM with double magnetic tunnel junctions , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[23]  Kaushik Roy,et al.  Spin-Transfer Torque Memories: Devices, Circuits, and Systems , 2016, Proceedings of the IEEE.

[24]  Hui Zhao,et al.  A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory , 2013, IEEE Journal of Solid-State Circuits.