ShareStreams-V: A Virtualized QoS Packet Scheduling Accelerator

This paper introduces a virtualized FPGA-based accelerator for wire speed scheduling of packet streams under quality of service constraints. This work implements the dynamic window constrained scheduling algorithm and builds upon our previous custom accelerator by adding support for virtualization. This implementation is parametric, permitting tradeoffs between packet decision latency, decision throughput, and the number of virtual packet schedulers supported. When scheduling streams from multiple processes, ShareStreams-V 1 is able to schedule minimal size packets faster than one decision per 51.2 ns for up to 64 streams, the throughput required for 10 gbps Ethernet. The bottleneck currently is the host-accelerator HW/SW (PCIe) interface; this may be mitigated using high-speed interconnects/interfaces such as HyperTransport.

[1]  Renato J. O. Figueiredo,et al.  Guest Editors' Introduction: Resource Virtualization Renaissance , 2005, Computer.

[2]  Karsten Schwan,et al.  ShareStreams: a scalable architecture and hardware support for high-speed QoS packet schedulers , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[3]  João M. P. Cardoso On Combining Temporal Partitioning and Sharing of Functional Units in Compilation for Reconfigurable Architectures , 2003, IEEE Trans. Computers.

[4]  Vincenzo Piuri,et al.  General methodologies to virtualize FPGAs in Hw/Sw systems , 1998, 1998 Midwest Symposium on Circuits and Systems (Cat. No. 98CB36268).

[5]  Marco Platzner,et al.  Virtualization of Hardware - Introduction and Survey , 2004, ERSA.

[6]  Seth Copen Goldstein,et al.  PipeRench: A Reconfigurable Architecture and Compiler , 2000, Computer.

[7]  Christian Poellabauer,et al.  Analysis of a window-constrained scheduler for real-time and best-effort packet streams , 2000, Proceedings 21st IEEE Real-Time Systems Symposium.

[8]  J. Sventek,et al.  Resource virtualisation of network routers , 2006, 2006 Workshop on High Performance Switching and Routing.