SR-TPG: A low transition test pattern generator for test-per-clock and test-per-scan BIST

This paper presents the use of switch-tail ring counter as low transition test pattern generator (TPG) to reduce power consumption in test-per-clock and test-per-scan built-in self-test (BIST) applications. The proposed TPG is implemented by dividing the register in the test mode into many switch-tail ring counters. These counters are fed with a seed in such a way to produce a single transition between consecutive test patterns. Also each of these ring counters are triggered with a clock and control signal such that not all the counters are triggered with each clock in order to reduce the switching activity in the inputs of the circuit-under-test (CUT). The proposed technique can be used for test-per-clock and test-per-scan BIST. Various properties of the proposed technique and the methodology of the design are presented in this paper. Experimental results for ISCAS'85 (test-per-clock) and for the ISCAS'89 (test-per-scan) benchmark circuits show that the proposed design can reduce the switching activity with an average of 84% and 72%, respectively.

[1]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[3]  Steven F. Quigley,et al.  Multi-degree smoother for low power consumption in single and multiple scan-chains BIST , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[4]  Kaushik Roy,et al.  Maximum power estimation for CMOS circuits using deterministic and statistical approaches , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Sandeep K. Gupta,et al.  DS-LFSR: a BIST TPG for low switching activity , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  A. Arulmurugan,et al.  Survey of low power testing of VLSI circuits , 2012, 2012 International Conference on Computer Communication and Informatics.

[7]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[8]  Steven F. Quigley,et al.  Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Patrick Girard,et al.  A test vector inhibiting technique for low energy BIST design , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[10]  Shao Zhibiao,et al.  A low power testing architecture for test-per-clock BIST , 2012, 2012 International Conference on Image Analysis and Signal Processing.

[11]  L. Whetsel,et al.  An analysis of power reduction techniques in scan testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[12]  Wang-Dauh Tseng.  Scan chain ordering technique for switching activity reduction during scan test , 2005 .

[13]  A.S. Abu-Issa,et al.  A multi-output technique for high fault coverage in test-per-scan BIST , 2008, 2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era.

[14]  Dimitris Nikolos,et al.  Scan cell ordering for low power BIST , 2004, IEEE Computer Society Annual Symposium on VLSI.

[15]  R. Madhusudhanan,et al.  A BIST TPG for Low Power Dissipation and High Fault Coverage , 2009 .

[16]  Sandeep K. Gupta,et al.  LT-RTPG: a new test-per-scan BIST TPG for low switching activity , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Mark Mohammad Tehranipoor,et al.  Low Transition LFSR for BIST-Based Applications , 2005, 14th Asian Test Symposium (ATS'05).

[18]  Benoit Nadeau-Dostie,et al.  Test generator with preselected toggling for low power built-in self-test , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).

[19]  Li Xiaowei,et al.  A low power BIST TPG design , 2003, ASICON 2003.

[20]  Atul K. Jain,et al.  Minimizing power consumption in scan testing: pattern generation and DFT techniques , 2004 .

[21]  C. Giri,et al.  Scan Flip-Flop Ordering with Delay and Power Minimization during Testing , 2005, 2005 Annual IEEE India Conference - Indicon.

[22]  Steven F. Quigley,et al.  Bit-swapping LFSR for low-power BIST , 2008 .

[23]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[24]  S.-J. Wang,et al.  Low-Power BIST With a Smoother and Scan-Chain Reorder Under Optimal Cluster Size , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Tobias Schüle,et al.  Test scheduling for minimal energy consumption under power constraints , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[26]  Arnaud Virazel,et al.  Design of routing-constrained low power scan chains , 2004 .

[27]  Bin Liang,et al.  Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.