Development of an optimized power delivery system for 3D IC integration with TSV silicon interposer
暂无分享,去创建一个
Zhe Li | Hong Shi | John Xie | Arif Rahman | Zhe Li | Hong Shi | J. Xie | Arif Rahman
[1] R. Tummala. Introduction to System-On-Package (SOP): miniaturization of the entire system / Rao R. Tummala, Madhavan Swaminathan , 2008 .
[2] S.L. Wright,et al. 3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias , 2006, IEEE Journal of Solid-State Circuits.
[3] Masahiro Aoyagi,et al. Low-impedance evaluation of power distribution network for decoupling capacitor embedded interposers of 3-D integrated LSI system , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).